Support REG_SEQUENCE in tablegen.
[oota-llvm.git] / lib / Target / R600 / SIInstructions.td
2014-06-10 Matt ArsenaultR600/SI: Implement i64 ctpop
2014-06-10 Matt ArsenaultR600/SI: Use bcnt instruction for ctpop
2014-06-10 Matt ArsenaultR600: Handle fcopysign
2014-06-10 Matt ArsenaultR600/SI: Handle sign_extend and zero_extend to i64...
2014-06-09 Matt ArsenaultR600/SI: Rename VOP3 helper class to be more general
2014-06-09 Matt ArsenaultR600/SI: Keep 64-bit not on SALU
2014-06-05 Matt ArsenaultR600/SI: Match rsq instructions
2014-05-31 Matt ArsenaultR600/SI: Remove redundant patterns
2014-05-31 Matt ArsenaultR600/SI: Fix [s|u]int_to_fp for i1
2014-05-29 Matt ArsenaultR600/SI: Fix pattern variable names.
2014-05-22 Matt ArsenaultR600: Add intrinsics for mad24
2014-05-22 Matt ArsenaultR600/SI: Move instruction pattern to instruction definition
2014-05-22 Matt ArsenaultR600/SI: Match fp_to_uint / uint_to_fp for f64
2014-05-16 Tom StellardR600/SI: Refactor the VOP3_32 tablegen class
2014-05-16 Tom StellardR600/SI: Add a PredicateControl class for managing...
2014-05-16 Tom StellardR600/SI: Move tablegen patterns away from instruction...
2014-05-16 Tom StellardR600/SI: Remove unused instruction
2014-05-16 Tom StellardR600/SI: Promote f32 SELECT to i32
2014-05-16 Tom StellardR600/SI: Remove duplicate pattern
2014-05-15 Tom StellardR600/SI: Stop using VSrc_* as the default register...
2014-05-15 Tom StellardR600/SI: Use VALU instructions for i1 ops
2014-05-10 Vincent LejeuneR600/SI: Prettier display of input modifiers
2014-05-10 Vincent LejeuneR600/SI: Use pseudo instruction for fabs/clamp/fneg
2014-05-09 Tom StellardR600/SI: Fix SMRD pattern for offsets > 32 bits
2014-05-02 Tom StellardR600/SI: Only create one instruction when spilling...
2014-04-30 Tom StellardR600/SI: Use VALU instructions for copying i1 values
2014-04-29 Tom StellardR600/SI: Custom lower SI_IF and SI_ELSE to avoid machin...
2014-04-29 Tom StellardR600/SI: Only select SALU instructions in the entry...
2014-04-22 Tom StellardR600/SI: Reorganize SIInstructions.td
2014-04-22 Matt ArsenaultR600: Make sign_extend_inreg legal.
2014-04-18 Matt ArsenaultR600/SI: Match sign_extend_inreg to s_sext_i32_i8 and...
2014-04-17 Tom StellardR600/SI: Stop using i128 as the resource descriptor...
2014-04-17 Matt ArsenaultR600/SI: f64 frint is legal on CI
2014-04-11 Matt ArsenaultR600/SI: Refactor SOPC classes slightly.
2014-04-09 Matt ArsenaultR600/SI: Match not instruction.
2014-04-07 Tom StellardR600: Match 24-bit arithmetic patterns in a Target...
2014-04-03 Tom StellardR600/SI: Lower 64-bit immediates using REG_SEQUENCE
2014-03-31 Matt ArsenaultR600/SI: Remove leftover pattern splitting 64-bit ors.
2014-03-31 Matt ArsenaultR600: Add target nodes for BFM and BFI
2014-03-31 Tom StellardR600/SI: Lower i64 SELECT by bitcasting to a vector...
2014-03-24 Matt ArsenaultR600/SI: Fix 64-bit bit ops that require the VALU.
2014-03-24 Tom StellardR600/SI: Promote fp64 SELECT to i64
2014-03-21 Matt ArsenaultR600/SI: Move instruction patterns to scalar versions.
2014-03-19 Matt ArsenaultR600/SI: Add unused LDS 2 form instructions.
2014-03-19 Matt ArsenaultR600/SI: Add support for 64-bit LDS writes
2014-03-19 Matt ArsenaultR600/SI: Add support for 64-bit LDS loads.
2014-03-19 Matt ArsenaultR600/SI: Match i16 immediate offset of LDS instructions.
2014-03-19 Matt ArsenaultR600/SI: Merge offset0 and offset1 fields for single...
2014-03-17 Matt ArsenaultR600: Match sign_extend_inreg to BFE instructions
2014-03-17 Tom StellardR600/SI: Use correct dest register class for V_READFIRS...
2014-03-07 Tom StellardR600/SI: Using SGPRs is illegal for instructions that...
2014-02-27 Michel DanzerR600/SI: Optimize SI_KILL for constant operands
2014-02-24 Matt ArsenaultR600/SI - Add new CI arithmetic instructions.
2014-02-13 Tom StellardR600/SI: Expand all v8[if]32 operations
2014-02-13 Tom StellardR600/SI: Add a pattern for i32 anyext
2014-02-06 Tom StellardR600/SI: Add a MUBUF store pattern for Reg+Imm offsets
2014-02-06 Tom StellardR600/SI: Add a MUBUF store pattern for Imm offsets
2014-02-06 Tom StellardR600/SI: Add a MUBUF load pattern for Reg+Imm offsets
2014-02-06 Tom StellardR600/SI: Use immediates offsets for SMRD instructions...
2014-02-05 Michel DanzerR600/SI: Add pattern for zero-extending i1 to i32
2014-02-04 Michel DanzerR600/SI: Fix fneg for 0.0
2014-02-02 Matt ArsenaultR600/SI: Fix insertelement with dynamic indices.
2014-01-28 Michel DanzerR600/SI: Add pattern for truncating i32 to i1
2014-01-27 Michel DanzerR600/SI: Add intrinsic for BUFFER_LOAD_DWORD* instructions
2014-01-27 Michel DanzerR600/SI: Add intrinsic for S_SENDMSG instruction
2013-12-19 Matt ArsenaultR600/SI: Make private pointers be 32-bit.
2013-12-16 Matt ArsenaultFix typo in instruction name.
2013-11-27 Tom StellardR600/SI: Implement spilling of SGPRs v5
2013-11-27 Tom StellardR600/SI: Use SGPR_32 register class for 32-bit SMRD...
2013-11-22 Tom StellardR600/SI: Fixing handling of condition codes
2013-11-18 Matt ArsenaultR600/SI: Specify SSrc operands
2013-11-18 Matt ArsenaultR600/SI: Match addc to S_ADD_U32.
2013-11-18 Matt ArsenaultR600/SI: Match adde/sube to S_ADDC_U32/S_SUBB_U32
2013-11-18 Matt ArsenaultR600/SI: Specify S_ADD/S_SUB set SCC and add is commutable
2013-11-18 Matt ArsenaultR600/SI: Move patterns to match add / sub to scalar...
2013-11-14 Matt ArsenaultR600/SI: Specify S_ADDK/S_MULK set SCC and are commutable
2013-11-13 Tom StellardR600/SI: Add support for private address space load...
2013-11-13 Tom StellardR600/SI: Prefer SALU instructions for bit shift operations
2013-10-29 Tom StellardR600/SI: Add compute support for CI v2
2013-10-23 Tom StellardR600: Fix handling of vector kernel arguments
2013-10-23 Tom StellardR600/SI: Add support for i64 bitwise or
2013-10-23 Tom StellardR600/SI: Use S_LOAD_DWORD instructions for v8i32 and...
2013-10-15 Matt ArsenaultFix typo
2013-10-13 Vincent LejeuneR600: improve dump of S_WAITCNT
2013-10-11 Matt ArsenaultFix typo
2013-10-10 Matt ArsenaultR600: Fix trunc i64 to i32 on SI
2013-10-10 Tom StellardR600/SI: Define a separate MIMG instruction for each...
2013-09-12 Tom StellardR600/SI: expose TBUFFER_STORE_FORMAT_* for OpenGL trans...
2013-09-06 Aaron WatryR600: Add support for LDS atomic subtract
2013-09-05 Tom StellardR600: Add support for local memory atomic add
2013-08-26 Tom StellardR600: Add support for i8 and i16 local memory loads
2013-08-26 Tom StellardR600: Add support for i8 and i16 local memory stores
2013-08-26 Tom StellardSelectionDAG: Use correct pointer size when lowering...
2013-08-16 Michel DanzerR600/SI: Add pattern for xor of i1
2013-08-16 Tom StellardRevert "R600/SI: Fix incorrect encoding of DS_WRITE_B32...
2013-08-16 Tom StellardR600/SI: Fix incorrect encoding of DS_WRITE_B32 instruc...
2013-08-16 Tom StellardR600: Add support for i16 and i8 global stores
2013-08-14 Tom StellardR600/SI: Replace v1i32 type with i32 in imageload and...
2013-08-14 Tom StellardR600/SI: Convert v16i8 resource descriptors to i128
2013-08-14 Tom StellardR600/SI: Lower BUILD_VECTOR to REG_SEQUENCE v2
next