ARM parsing for VLD1 two register all lanes, no writeback.