R600/SI: Mark s_mov_b32 and s_mov_b64 as rematerializable
[oota-llvm.git] / lib / Target /
2014-11-21 Tom StellardR600/SI: Mark s_mov_b32 and s_mov_b64 as rematerializable
2014-11-21 Colin LeMahieu[Hexagon] Adding sxth instruction.
2014-11-21 Colin LeMahieu[Hexagon] Adding sxtb instruction. Renaming some ident...
2014-11-21 Colin LeMahieu[Hexagon] Removing SUB_rr and replacing with A2_sub.
2014-11-21 Sanjay PatelAdd a feature flag for slow 32-byte unaligned memory...
2014-11-21 Chandler Carruth[x86] Restructure the checking patterns for v16 and...
2014-11-21 Chandler Carruth[x86] Make the previous logic significantly less conser...
2014-11-21 Chandler Carruth[x86] Teach the x86 vector shuffle lowering to detect...
2014-11-21 Alexey Volkov[X86] For Silvermont CPU use 16-bit division instead...
2014-11-21 NAKAMURA TakumiAdd LLVMScalarOpts to LLVMPowerPCCodeGen.
2014-11-21 Hao LiuDAGCombiner: Allow the DAGCombiner to combine multiple...
2014-11-21 Craig TopperRemove a bunch of unnecessary typecasts to 'const Targe...
2014-11-21 Hal Finkel[PPC] Use SeparateConstOffsetFromGEP
2014-11-21 Quentin Colombet[X86] Do not custom lower UINT_TO_FP when the target...
2014-11-20 Reid KlecknerFix more instances of -Wsentinel on Windows with s...
2014-11-20 Reid KlecknerAdd out of line virtual destructors to all LLVMTargetMa...
2014-11-20 Mehdi AminiUpdate Makefile following directory removal in r222466
2014-11-20 Colin LeMahieu[Hexagon] [NFC] Merging InstPrinter directory in to...
2014-11-20 Saleem AbdulrasoolX86: use the correct alloca symbol for Windows Itanium
2014-11-20 Jyoti Allur[ELF] Prevent ARM ELF object writer from generating...
2014-11-20 Craig TopperFix a typo in a comment.
2014-11-19 Colin LeMahieu[Hexagon] Adding A2_xor instruction with IR selection...
2014-11-19 Colin LeMahieu[Hexagon] Adding A2_or instruction with IR selection...
2014-11-19 Andrea Di Biagio[X86] Improved lowering of v4x32 build_vector dag nodes.
2014-11-19 Tom StellardR600/SI: Make SIInstrInfo::isOperandLegal() more strict
2014-11-19 Zoran Jovanovic[mips][micromips] Implement SWM32 and LWM32 instructions
2014-11-19 Jozef Kolek[mips][microMIPS] Fix opcodes of MFHC1 and MTHC1 instru...
2014-11-19 Jozef Kolek[mips][microMIPS] Implement CodeGen support for 16...
2014-11-19 Jozef Kolek[mips][microMIPS] Implement CodeGen support for ADDIUS5...
2014-11-19 Jozef Kolek[mips][microMIPS] Implement LWXS instruction.
2014-11-19 Jozef Kolek[mips][microMIPS] Implement SDBBP and RDHWR instructions.
2014-11-19 Simon Pilgrim[X86][SSE] pslldq/psrldq byte shifts/rotation for SSE2
2014-11-19 David BlaikieUpdate SetVector to rely on the underlying set's insert...
2014-11-19 Hao Liu[AArch64] Disable useAA for Cortex-A57.
2014-11-19 Hao Liu[AArch64] Enable SeparateConstOffsetFromGEP, EarlyCSE...
2014-11-19 David BlaikieRemove StringMap::GetOrCreateValue in favor of StringMa...
2014-11-19 Weiming Zhao[Aarch64] Customer lowering of CTPOP to SIMD should...
2014-11-19 Matt ArsenaultR600/SI: Implement areMemAccessesTriviallyDisjoint
2014-11-18 Matt ArsenaultR600/SI: Set hasSideEffects = 0 on load and store instr...
2014-11-18 Simon Pilgrim[X86][AVX] 256-bit vector stack unaligned load/stores...
2014-11-18 Colin LeMahieu[Hexagon] Adding A2_and instruction.
2014-11-18 Chad Rosier[FastISel][AArch64] Also allow folding of sign-/zero...
2014-11-18 Chad Rosier[FastISel][AArch64] Also allow folding of sign-/zero...
2014-11-18 Colin LeMahieu[Hexagon] Adding A2_sub instruction
2014-11-18 Juergen Ributzka[FastISel][AArch64] Follow-up fix for "Fix shift-immedi...
2014-11-18 Matt ArsenaultR600/SI: Move SIFixSGPRCopies to inst selector passes
2014-11-18 Juergen Ributzka[AArch64] Don't optimize all compare instructions.
2014-11-18 Tom StellardR600/SI: Make sure resource descriptors are always...
2014-11-18 Colin LeMahieu[Hexagon] Converting from ADD_rr to A2_add which has...
2014-11-18 Juergen Ributzka[FastISel][AArch64] Fix shift-immediate emission for...
2014-11-18 Jozef KolekTest commit to verify that commit access works.
2014-11-17 Reid KlecknerRevert "ADT: correctly report isMSVCEnvironment for...
2014-11-17 Saleem AbdulrasoolADT: correctly report isMSVCEnvironment for windows...
2014-11-17 Matt ArsenaultR600/SI: Don't copy flags when extracting subreg
2014-11-17 Matt ArsenaultR600/SI: Assume SIFixSGPRCopies makes changes
2014-11-17 Alexey Volkov[X86] Use ADD/SUB instead of INC/DEC for Haswell and...
2014-11-17 Oliver Stannard[Thumb1] Re-write emitThumbRegPlusImmediate
2014-11-16 Craig TopperConvert some EVTs to MVTs where only a SimpleValueType...
2014-11-16 Craig Topper[x86] Remove two redundant isel patterns. They equivale...
2014-11-15 Simon Pilgrim[X86][SSE] Improve legal SHUFP and PSHUFD shuffle matching
2014-11-15 Matt ArsenaultR600: Permute operands when selecting legacy min/max
2014-11-15 Tom StellardR600: Fix 64-bit integer division
2014-11-15 Tom StellardR600: Factor i64 UDIVREM lowering into its own fuction
2014-11-14 Reid KlecknerRename EH related stuff to be more precise
2014-11-14 Tim NorthoverARM: refactor .cfi_def_cfa_offset emission.
2014-11-14 Tim NorthoverARM: correctly calculate the offset of FP in its push.
2014-11-14 Tom StellardR600/SI: Mark s_movk_i32 as rematerializable
2014-11-14 Tom StellardR600/SI: Fix spilling of m0 register
2014-11-14 Matt ArsenaultR600/SI: Combine min3/max3 instructions
2014-11-14 Matt ArsenaultR600/SI: Fix verifier error from a branch on IMPLICIT_DEF
2014-11-14 Matt ArsenaultFix unused variable warning without asserts
2014-11-14 Matt ArsenaultR600/SI: Match integer min / max instructions
2014-11-14 Matt ArsenaultR600/SI: Use S_BFE_I64 for 64-bit sext_inreg
2014-11-14 Cameron McInally[AVX512] Add 512b masked integer shift by immediate...
2014-11-14 Tom StellardR600/SI: Fix assembly names for exec_hi and exec_lo
2014-11-14 Tom StellardR600/SI: Start implementing an assembler
2014-11-14 Bill Schmidt[PowerPC] Add VSX builtins for vec_div
2014-11-14 Matt ArsenaultR600/SI: Make constant array static
2014-11-14 Tim NorthoverX86: use getConstant rather than getTargetConstant...
2014-11-14 Reid KlecknerFix build of Mips code with MSVC by using our macro...
2014-11-13 Reed KotlerFirst stage of call lowering for Mips fast-isel
2014-11-13 Matt ArsenaultR600/SI: Fix fmin_legacy / fmax_legacy matching for SI
2014-11-13 Aditya NandakumarWe can get the TLOF from the TargetMachine - so constru...
2014-11-13 Juergen Ributzka[FastISel][AArch64] Don't bail during simple GEP instru...
2014-11-13 Matt ArsenaultR600/SI: Use s_movk_i32
2014-11-13 Matt ArsenaultR600/SI: Fix definition for s_cselect_b32
2014-11-13 Matt ArsenaultR600: Fix assert on empty function
2014-11-13 Matt ArsenaultR600: Error on initializer for LDS.
2014-11-13 Matt ArsenaultR600/SI: Get rid of FCLAMP_SI pseudo
2014-11-13 Matt ArsenaultR600/SI: Allow commuting with src2_modifiers
2014-11-13 Matt ArsenaultR600/SI: Allow commuting some 3 op instructions
2014-11-13 Tim NorthoverARM: allow constpool entry to be moved to the user...
2014-11-13 Tim NorthoverARM: avoid duplicating branches during constant islands.
2014-11-13 Tim NorthoverARM: add @llvm.arm.space intrinsic for testing Constant...
2014-11-13 Colin LeMahieu[Hexagon]
2014-11-13 Elena DemikhovskyAVX-512: SINT_TO_FP cost model and some bugfixes
2014-11-13 Aditya NandakumarThis patch changes the ownership of TLOF from TargetLow...
2014-11-13 Chandler Carruth[x86] Teach the vector shuffle lowering to make a more...
2014-11-13 Chandler Carruth[x86] Don't form overly fragmented blends when splittin...
2014-11-13 Juergen Ributzka[FastISel][AArch64] Optimize select when one of the...
next