[Hexagon] Adding encoding information for absolute-set stores.
[oota-llvm.git] / lib / Target / Hexagon / HexagonInstrInfoV4.td
2015-02-04 Colin LeMahieu[Hexagon] Adding encoding information for absolute...
2015-02-04 Colin LeMahieu[Hexagon] Adding encoding bits for indirect long load...
2015-02-04 Colin LeMahieu[Hexagon] Changing some isCodeGenOnly to isAsmParserOnl...
2015-02-03 Colin LeMahieu[Hexagon] Marking a bunch of non-encoded instructions...
2015-01-30 Colin LeMahieu[Hexagon] Adding vector predicate instructions.
2015-01-30 Colin LeMahieu[Hexagon] Adding vector multiplies. Cleaning up tests.
2015-01-30 Colin LeMahieu[Hexagon] Adding XTYPE/COMPLEX instructions and cleanin...
2015-01-30 Colin LeMahieu[Hexagon] Adding XTYPE/ALU vector instructions. Organi...
2015-01-30 Colin LeMahieu[Hexagon] Adding a number of vector load variants and...
2015-01-29 Colin LeMahieu[Hexagon] Organizing tests and adding a few missing...
2015-01-29 Colin LeMahieu[Hexagon] Adding missing instruction encodings and...
2015-01-28 Colin LeMahieu[Hexagon] Adding XTYPE/MPY intrinsic tests and some...
2015-01-15 Colin LeMahieu[Hexagon] Fix 226206 by uncommenting required pattern...
2015-01-15 Colin LeMahieu[Hexagon] Removing old versions of vsplice, valign...
2015-01-14 Colin LeMahieu[Hexagon] Removing old, unused !tstbit instructions.
2015-01-14 Colin LeMahieu[Hexagon] Removing old versions of cmph and updating...
2015-01-14 Colin LeMahieu[Hexagon] Removing old versions of cmpb and updating...
2015-01-14 Colin LeMahieu[Hexagon] Deleting versions of compare-not that don...
2015-01-06 Colin LeMahieu[Hexagon] Adding compound jump encodings.
2015-01-06 Colin LeMahieu[Hexagon] Adding encoding for misc v4 instructions...
2015-01-06 Colin LeMahieu[Hexagon] Adding encoding information for absolute...
2015-01-06 Colin LeMahieu[Hexagon] Fix 225267. GP register is not yet fully...
2015-01-06 Colin LeMahieu[Hexagon] Adding dealloc_return encoding and absolute...
2015-01-05 Colin LeMahieu[Hexagon] Adding add/sub with carry, logical shift...
2015-01-05 Colin LeMahieu[Hexagon] Adding rounding reg/reg variants, accumulatin...
2015-01-05 Colin LeMahieu[Hexagon] Adding V4 bit manipulating instructions,...
2015-01-05 Colin LeMahieu[Hexagon] Adding V4 logic-logic instructions and tests.
2015-01-05 Colin LeMahieu[Hexagon] Adding orand, bitsplit reg/reg, and modwrap...
2015-01-05 Colin LeMahieu[Hexagon] Adding round reg/imm and bitsplit instructions.
2014-12-31 Colin LeMahieu[Hexagon] Adding accumulating add/sub, doubleword logic...
2014-12-30 Colin LeMahieu[Hexagon] Adding double-logic on predicate instructions.
2014-12-30 Colin LeMahieu[Hexagon] Adding newvalue compare and jumps.
2014-12-30 Colin LeMahieu[Hexagon] Adding postincrement register newvalue stores.
2014-12-30 Colin LeMahieu[Hexagon] Removing old newvalue store variants. Adding...
2014-12-30 Colin LeMahieu[Hexagon] Adding indexed store new-value variants.
2014-12-30 Colin LeMahieu[Hexagon] Adding indexed store of immediates.
2014-12-30 Colin LeMahieu[Hexagon] Adding indexed stores.
2014-12-30 Colin LeMahieu[Hexagon] Adding reg-reg indexed load forms.
2014-12-30 Colin LeMahieu[Hexagon] Dropping old combine instructions without...
2014-12-30 Colin LeMahieu[Hexagon] Adding compare byte/halfword reg-reg/reg...
2014-12-30 Colin LeMahieu[Hexagon] Updating constant extender def, adding alu...
2014-12-23 Colin LeMahieu[Hexagon] Reapplying 224775 load words.
2014-12-23 Colin LeMahieuReverting 224775 until mayLoad flag is addressed.
2014-12-23 Colin LeMahieu[Hexagon] Adding word loads.
2014-12-23 Colin LeMahieu[Hexagon] Adding signed halfword loads.
2014-12-23 Colin LeMahieu[Hexagon] Adding unsigned halfword load.
2014-12-22 Colin LeMahieu[Hexagon] Adding classes and load unsigned byte instruc...
2014-12-19 Colin LeMahieu[Hexagon] Removing old variants of instructions and...
2014-12-11 Colin LeMahieu[Hexagon] Adding encoding information for sign extend...
2014-12-10 Colin LeMahieu[Hexagon] Adding combine ri/ir instructions.
2014-12-10 Colin LeMahieu[Hexagon] Adding encodings for JR class instructions...
2014-12-09 Colin LeMahieu[Hexagon] Updating rr/ri 32/64 transfer encodings and...
2014-12-09 Colin LeMahieu[Hexagon] Updating predicate register transfers and...
2014-12-05 Colin LeMahieu[Hexagon] Updating mux_ir/ri/ii/rr with encoding bits
2014-11-26 Craig TopperReplace neverHasSideEffects=1 with hasSideEffects=0...
2014-11-25 Colin LeMahieu[Hexagon] Replacing cmp* instructions with ones that...
2014-09-25 Sid ManningAdd missing attributes !cmp.[eq,gt,gtu] instructions.
2014-05-20 Tim NorthoverTableGen: permit non-leaf ComplexPattern uses
2014-05-07 Jyotsna Verma[Hexagon] Add New TSFlags to be used in the upcoming...
2014-02-25 Alp TokerFix typos
2013-12-05 Alp TokerCorrect word hyphenations
2013-10-28 NAKAMURA TakumiPrune trailing linefeeds.
2013-05-14 Jyotsna VermaHexagon: Add patterns to generate 'combine' instructions.
2013-05-10 Jyotsna VermaHexagon: Fix switch cases in HexagonVLIWPacketizer...
2013-05-07 Jyotsna VermaHexagon: Set accessSize and addrMode on all load/store...
2013-05-06 Jyotsna VermaHexagon: Add multiclass/encoding bits for the New-Value...
2013-05-02 Jyotsna Vermareverting r180953
2013-05-02 Jyotsna VermaHexagon: Add multiclass/encoding bits for the New-Value...
2013-05-01 Jyotsna VermaHexagon: Use multiclass for Jump instructions.
2013-04-23 Jyotsna VermaHexagon: Use multiclass for combine and STri[bhwd]_shl_...
2013-04-23 Jyotsna VermaHexagon: Define relations for GP-relative instructions.
2013-04-23 Jyotsna VermaHexagon: Remove duplicate instructions to handle global...
2013-04-12 Jyotsna VermaHexagon: Set isPredicatedNew flag on predicate new...
2013-04-12 Jyotsna VermaHexagon: Set isPredicatedFlase flag for all the instruc...
2013-03-28 Jyotsna VermaHexagon: Use multiclass for gp-relative instructions.
2013-03-26 Jyotsna VermaHexagon: Use multiclass for aslh, asrh, sxtb, sxth...
2013-03-22 Jyotsna VermaHexagon: Add and enable memops setbit, clrbit, &,|...
2013-03-08 Jyotsna VermaHexagon: Add patterns for zero extended loads from...
2013-03-07 Jyotsna VermaHexagon: Add support to lower block address.
2013-03-05 Jyotsna Vermareverting patch 176508.
2013-03-05 Jyotsna VermaHexagon: Add support for lowering block address.
2013-02-15 Jyotsna VermaHexagon: Set appropriate TSFlags to the loads/stores...
2013-02-14 Jyotsna VermaHexagon: Use multiclass for absolute addressing mode...
2013-02-13 Jyotsna VermaHexagon: Use absolute addressing mode loads/stores...
2013-02-05 Jyotsna VermaHexagon: Use TFR_cond with cmpb.[eq,gt,gtu] to handle
2013-02-05 Jyotsna VermaHexagon: Use multiclass for absolute addressing mode...
2013-02-05 Jyotsna VermaHexagon: Add V4 compare instructions. Enable relationsh...
2013-02-04 Jyotsna VermaHexagon: Add V4 combine instructions and some more...
2013-02-01 Jyotsna VermaReplace LDriu*[bhdw]_indexed_V4 instructions with ...
2013-02-01 Jyotsna VermaAdd appropriate TSFlags to the instructions that must...
2013-01-29 Jyotsna VermaUse multiclass for post-increment store instructions.
2013-01-29 Jyotsna VermaAdd constant extender support for MInst type instructions.
2013-01-07 Craig TopperRemove more unnecessary # operators with nothing to...
2013-01-07 Craig TopperRemove # from the beginning and end of def names. The...
2012-12-20 Jyotsna VermaAdd constant extender support to GP-relative load/store...
2012-12-20 Jyotsna VermaAdd TSFlags to ALU32 type instructions for constant...
2012-12-11 Jyotsna VermaUse multiclass for new-value store instructions with...
2012-12-05 Jyotsna VermaDefine new-value store instructions with base+immediate...
2012-12-05 Jyotsna VermaUse multiclass to define store instructions with base...
2012-12-04 Jyotsna VermaDefine store instructions with base+register offset...
next