Convert more uses of XXXRegisterClass to &XXXRegClass. No functional change since...
[oota-llvm.git] / lib / Target / Hexagon / HexagonInstrInfo.cpp
2012-04-20 Craig TopperConvert more uses of XXXRegisterClass to &XXXRegClass...
2012-04-18 Chandler CarruthThis reverts a long string of commits to the Hexagon...
2012-04-16 Sirish PandeHexagon V5 (Floating Point) Support.
2012-04-13 Sirish PandeAdd support for Hexagon Architectural feature, New...
2012-04-13 Craig TopperSilence various build warnings from Hexagon backend...
2012-04-12 Sirish PandeHexagonPacketizer patch.
2012-04-12 Evandro MenezesHexagon: enable assembler output through the MC layer.
2012-03-17 Craig TopperReorder includes in Target backends to following coding...
2012-02-22 Sirish PandeEfficient pattern for store truncate. Patch by Evandro...
2012-02-18 Jia LiuEmacs-tag and some comment fix for all ARM, CellSPU...
2012-02-15 Sirish PandeOptimize redundant sign extends and negation of predicates.
2012-02-15 Eric ChristopherRevert "Optimize redundant sign extends and negation...
2012-02-15 Sirish PandeOptimize redundant sign extends and negation of predicates
2012-02-08 Brendon CahoonUse TSFlag bit to describe instruction properties.
2012-02-07 Craig TopperConvert assert(0) to llvm_unreachable
2012-02-06 Benjamin KramerHexagon: Remove forbidden iostream includes (it introdu...
2012-02-01 Andrew TrickVLIW specific scheduler framework that utilizes determi...
2012-01-20 David BlaikieMore dead code removal (using -Wunreachable-code)
2011-12-27 Benjamin KramerClean up some Release build warnings.
2011-12-15 Tony LinthicumAdd MCTargetDesc library to Hexagon target
2011-12-12 Tony LinthicumHexagon backend support