[mips] Fix expansion of memory operation if destination register is not a GPR.