[Hexagon] Updating mux_ir/ri/ii/rr with encoding bits