Add x86 isel lowering logic to form bit test with inverted condition. e.g.