ARM isel for vld1, opcode selection for register stride post-index pseudos.