[WebAssembly] Don't perform the returned-argument optimization on constants.
[oota-llvm.git] / test / CodeGen / ARM / vext.ll
2015-09-01 Silviu Baranga[ARM][AArch64] Turn on by default interleaved access...
2015-07-24 Luke Cheeseman[ARM] - Fix lowering of shufflevectors in AArch32
2015-02-27 David Blaikie[opaque pointer type] Add textual IR support for explic...
2014-04-03 Saleem AbdulrasoolARM: fixup more tests to specify the target more explicitly
2013-07-13 Stephen LinConvert CodeGen/*/*.ll tests to use the new CHECK-LABEL...
2013-07-08 Jim GrosbachARM: Improve codegen for generic vselect.
2012-11-02 Quentin ColombetVext Lowering was missing opportunities
2011-11-14 Jim GrosbachARM VLDR/VSTR instructions don't need a size suffix.
2011-10-14 Eli FriedmanAdd missing correctness check to ARMTargetLowering...
2011-03-15 Bill WendlingSome minor cleanups based on feedback.
2011-03-14 Bill WendlingGenerate a VTBL instruction instead of a series of...
2011-01-07 Bob WilsonLower some BUILD_VECTORS using VEXT+shuffle.
2010-08-17 Bob WilsonAllow more cases of undef shuffle indices and add tests...
2010-06-17 Rafael EspindolaRemove arm_apcscc from the test files. It is the defaul...
2009-09-09 Dan GohmanEliminate more uses of llvm-as and llvm-dis.
2009-08-21 Bob WilsonAdd some tests for vext.16 and vext.32.
2009-08-19 Bob WilsonAdd support for Neon VEXT (vector extract) shuffles.