IR: Add missing tests for function-local metadata
[oota-llvm.git] / lib / Target /
2014-12-07 Marek OlsakR600/SI: Disable VMEM and SMEM clauses by breaking...
2014-12-07 Marek OlsakR600/SI: Set 20-bit immediate byte offset for SMRD...
2014-12-07 Marek OlsakR600/SI: Update instruction conversions for VI
2014-12-07 Marek OlsakR600/SI: Add VI instructions
2014-12-07 Marek OlsakR600/SI: Add SCC Defs/Uses to SOP1 and SOP2 opcodes
2014-12-06 Benjamin KramerMake the DenseMap bucket type configurable and use...
2014-12-06 Tom StellardR600/SI: Restore PrivateGlobalPrefix to the default...
2014-12-06 Ahmed Bougacha[X86] Refactor PMOV[SZ]Xrm to add missing AVX2 patterns.
2014-12-06 Tim NorthoverAArch64: use explicit MVT::i64 when creating EXTRACT_SU...
2014-12-05 Ahmed Bougacha[X86] Cleanup FCOPYSIGN lowering. NFC intended.
2014-12-05 Colin LeMahieu[Hexagon] Relocating logical instructions and templates...
2014-12-05 Colin LeMahieu[Hexagon] Adding sub/and/or reg, imm forms
2014-12-05 Sanjay PatelOptimize merging of scalar loads for 32-byte vectors...
2014-12-05 Colin LeMahieu[Hexagon] Updating mux_ir/ri/ii/rr with encoding bits
2014-12-05 Jan Wen VoungUse 32-bit ebp for NaCl64 in a limited case: llvm.frame...
2014-12-05 Bill Seurer[PowerPC]Add VSX loads/stores to fastisel for PPC target
2014-12-05 Colin LeMahieu[Hexagon] Adding tfrih/l instructions.
2014-12-05 Andrea Di Biagio[X86] Improved lowering of packed vector shifts to...
2014-12-05 Colin LeMahieu[Hexagon] Adding add reg, imm form with encoding bits...
2014-12-05 Colin LeMahieu[Hexagon] Adding DoubleRegs decoder. Moving C2_mux...
2014-12-05 Colin LeMahieu[Hexagon] [NFC] Rearranging patterns and mux instruction.
2014-12-05 Colin LeMahieu[Hexagon] [NFC] Rearranging def order.
2014-12-05 Colin LeMahieu[Hexagon] Adding combine reg-reg forms.
2014-12-05 Colin LeMahieu[Hexagon] Marking several instructions as isCodeGenOnly...
2014-12-05 Andrea Di Biagio[X86] Avoid introducing extra shuffles when lowering...
2014-12-05 Charlie TurnerAdd missing FP build attribute tests.
2014-12-05 Eric ChristopherRename the x86 isTargetMacho to isTargetMachO for unifo...
2014-12-05 Eric ChristopherBoth of these subtargets have functions that check...
2014-12-04 Ahmed Bougacha[X86] Delete dead code in fcopysign lowering. NFC.
2014-12-04 Roman DivackyAdd a FIXME as requested by Renato Golin.
2014-12-04 Bruno Cardoso Lopes[x86] Fix isOffsetSuitableForCodeModel kernel code...
2014-12-04 Weiming Zhao[AArch64] Combining Load and IntToFp should check for...
2014-12-04 Asiri RathnayakeFix yet another unseen regression caused by r223113
2014-12-04 Jonathan RoelofsFix thumbv4t indirect calls
2014-12-04 Asiri RathnayakeFix a minor regression introduced in r223113
2014-12-04 Rafael EspindolaRevert "[Thumb/Thumb2] Added restrictions on PC, LR...
2014-12-04 Michael Kuperstein[X86] Improve a dag-combine that handles a vector extra...
2014-12-04 Jyoti Allur[Thumb/Thumb2] Added restrictions on PC, LR, SP in...
2014-12-04 Andrea Di Biagio[X86] Simplify code. NFC.
2014-12-04 Elena DemikhovskyMasked Load / Store Intrinsics - the CodeGen part.
2014-12-04 Michael Liao[X86] Clean up whitespace as well as minor coding style
2014-12-04 Colin LeMahieu[Hexagon] Marking some instructions as CodeGenOnly...
2014-12-04 Michael Liao[X86] Restore X86 base pointer after call to llvm.eh...
2014-12-04 Hal Finkel[PowerPC] 'cc' should be an alias only to 'cr0'
2014-12-04 NAKAMURA TakumiHexagonMCInst.h: Qualify constants explicitly to appeas...
2014-12-04 Matt ArsenaultAllow target to specify prefix for labels
2014-12-03 Hal Finkel[PowerPC] Fix inline asm memory operands not to use r0
2014-12-03 Jacques PienaarTest commit.
2014-12-03 Sanjay Patelfix typos, grammar, formatting; NFC
2014-12-03 Colin LeMahieu[Hexagon] Converting member InstrDesc to static variable.
2014-12-03 Colin LeMahieu[Hexagon] Converting subclass members to an implicit...
2014-12-03 Will SchmidtAdd TableGen info for Power8.
2014-12-03 Roman DivackyChange the name to be in style.
2014-12-03 Tom StellardR600/SI: Move SIInsertWaits into AMDGPUPassConfig:...
2014-12-03 Tom StellardR600/SI: Don't run SI passes on R600 subtargets
2014-12-03 Tim NorthoverAArch64: fix wrong-endian parameter passing.
2014-12-03 Colin LeMahieu[NFC] Fixing pendantic warning extra semicolons.
2014-12-03 Colin LeMahieu[Hexagon] [NFC] Moving function implementations out...
2014-12-03 Colin LeMahieu[Hexagon] [NFC] Renaming *packetStart to *packetBegin
2014-12-03 Aaron BallmanSilencing a 32-bit implicit conversion warning in MSVC...
2014-12-03 Hal Finkel[PowerPC] Print all inline-asm consts as signed numbers
2014-12-03 Charlie TurnerEmit ABI_FP_rounding attribute.
2014-12-03 Matt ArsenaultR600/SI: Fix SIFixSGPRCopies for copies to physical...
2014-12-03 Matt ArsenaultR600/SI: Remove incorrect assertion
2014-12-03 Matt ArsenaultR600/SI: Remove i1 pseudo VALU ops
2014-12-03 Matt ArsenaultR600/SI: Fix suspicious indexing
2014-12-03 Matt ArsenaultR600/SI: Fix running SILowerI1Copies a second time
2014-12-03 Matt ArsenaultR600/SI: Fix live range error hidden by SIFoldOperands
2014-12-03 Duncan P. N. Exon... NVPTX: Delete dead code
2014-12-03 Tom StellardR600/SI: Enable inline assembly
2014-12-03 Matt ArsenaultR600/SI: Change mubuf offsets to print as decimal
2014-12-03 Ahmed Bougacha[X86][MC] Intel syntax: accept implicit memory operand...
2014-12-03 Hal Finkel[PowerPC] Fix readcyclecounter to be custom expanded...
2014-12-02 Tim NorthoverAArch64: strengthen Darwin ABI alignment assumptions
2014-12-02 Tim NorthoverAArch64: don't be too greedy when folding :lo12: access...
2014-12-02 Simon Pilgrim[X86][SSE] Keep 4i32 vector insertions in integer domai...
2014-12-02 Hal Finkel[PowerPC] Implement readcyclecounter for PPC32
2014-12-02 Tom StellardR600/SI: Emit amd_kernel_code_t header for AMDGPU envir...
2014-12-02 Lang Hames[AArch64][Stackmaps] Optimize stackmap shadows on AArch64.
2014-12-02 Tom StellardR600/SI: Move more information into SIProgramInfo struct
2014-12-02 Daniel Sanders[mips] Fix passing of small structures for big-endian...
2014-12-02 Roman DivackyIntroduce CPUStringIsValid() into MCSubtargetInfo and...
2014-12-02 Tom StellardR600/SI: Refactor AMDGPUAsmPrinter::EmitProgramInfoSI()
2014-12-02 Philip ReamesRemove unneccessary code introduced with 223101.
2014-12-02 Tom StellardR600/SI: Set correct number of user sgprs for HSA runtime
2014-12-02 Sanjay Patelfix typo in comment
2014-12-02 Tim NorthoverAArch64: make register block rules apply to vector...
2014-12-02 Tom StellardR600/SI: Set the ATC bit on all resource descriptors...
2014-12-02 Asiri RathnayakeRemove unused function.
2014-12-02 Asiri RathnayakeAdd support for ARM modified-immediate assembly syntax.
2014-12-02 Charlie TurnerEmit Tag_ABI_FP_denormal correctly in fast-math mode.
2014-12-02 Nick LewyckyFix variable used only in assertion.
2014-12-01 Philip ReamesTry to fix a bot failure due to a variable used only...
2014-12-01 Philip Reames[Statepoints 2/4] Statepoint infrastructure for garbage...
2014-12-01 Jingyue Wu[NVPTX] Do not emit .weak symbols for NVPTX
2014-12-01 Ahmed Bougacha[AArch64] Don't combine "select (setcc i1 LHS, RHS...
2014-12-01 Ahmed Bougacha[AArch64] Fix v2i8->i16 bitcast legalization.
2014-12-01 Tim NorthoverARM: lower tail calls correctly when using GHC calling...
2014-12-01 Matt ArsenaultR600/SI: Various instruction format bit test cleanups
2014-12-01 Vladimir MedicThe andi16, addiusp and jraddiusp micromips instruction...
next