Add patterns to define 'combine', 'tstbit', 'ct0/cl0' (count trailing/leading zeros)
[oota-llvm.git] / lib / Target / Hexagon / HexagonInstrInfoV4.td
2012-12-04 Jyotsna VermaAdd patterns to define 'combine', 'tstbit', 'ct0/cl0...
2012-12-03 Jyotsna VermaDefine store instructions with base+immediate offset...
2012-11-30 Jyotsna VermaUse multiclass for the store instructions with MEMri...
2012-11-30 Jyotsna VermaUse multiclass for the load instructions with 'base...
2012-11-20 Jyotsna VermaRemoving some unused instruction definitions from the...
2012-11-14 Jyotsna VermaAdded multiclass for post-increment load instructions.
2012-07-13 Jakob Stoklund OlesenRemove variable_ops from call instructions in most...
2012-05-14 Brendon CahoonRevert 156634 upon request until code improvement chang...
2012-05-11 Brendon CahoonHexagon constant extender support.
2012-05-08 Sirish PandeUpdate load/store instruction patterns in Hexagon V4.
2012-05-03 Sirish PandeExtensions of Hexagon V4 instructions.
2012-04-23 Chandler CarruthRevert r155365, r155366, and r155367. All three of...
2012-04-23 Sirish PandeSupport for Hexagon VLIW Packetizer.
2012-04-18 Chandler CarruthThis reverts a long string of commits to the Hexagon...
2012-04-12 Sirish PandeHexagonPacketizer patch.
2012-02-15 Sirish PandeOptimize redundant sign extends and negation of predicates.
2012-02-15 Eric ChristopherRevert "Optimize redundant sign extends and negation...
2012-02-15 Sirish PandeOptimize redundant sign extends and negation of predicates
2012-02-08 Brendon CahoonUse TSFlag bit to describe instruction properties.
2011-12-12 Tony LinthicumHexagon backend support