[WebAssembly] Factor out a TypeToString function, since we need it in multiple places.
[oota-llvm.git] / lib / Target / ARM / ARMScheduleA9.td
2013-12-28 Andrew TrickNew machine model for cortex-a9. Schedule for resources...
2013-12-28 Andrew TrickThe Cortex-A9 machine model is incomplete. Mark it...
2013-12-05 Andrew TrickMI-Sched: handle latency of in-order operations with...
2013-12-05 Andrew TrickFix the A9 machine model. VTRN writes two registers.
2013-12-05 Alp TokerCorrect word hyphenations
2013-09-04 Silviu BarangaFix scheduling for vldm/vstm instructions that load...
2013-06-15 Andrew TrickUpdate machine models. Specify buffer sizes for OOO...
2013-06-15 Andrew TrickMachine Model: Add MicroOpBufferSize and resource Buffe...
2013-06-06 Arnold SchwaighoferARM sched model: Add integer VFP/SIMD instructions...
2013-06-06 Arnold SchwaighoferARM sched model: Cortex A9 - More InstRW sched resources
2013-06-05 Arnold SchwaighoferARM sched model: Add divsion, loads, branches, vfp cvt
2013-06-04 Arnold SchwaighoferRevert series of sched model patches until I figure...
2013-06-04 Arnold SchwaighoferARM sched model: Cortex A9 - More InstRW sched resources
2013-06-04 Arnold SchwaighoferARM sched model: Add divsion, loads, branches, vfp cvt
2013-04-05 Arnold SchwaighoferARM scheduler model: Add scheduler info to more instruc...
2013-04-01 Arnold SchwaighoferARM Scheduler Model: Add resources instructions, map...
2013-03-26 Arnold SchwaighoferRevert ARM Scheduler Model: Add resources instructions...
2013-03-26 Arnold SchwaighoferARM Scheduler Model: Add resources instructions, map...
2013-01-09 Andrew TrickMIsched: add an ILP window property to machine model.
2012-09-21 Andrew TrickCortex-A9 latency fixes (w/ -schedmodel only).
2012-09-14 Andrew TrickCortex-A9 instruction-level scheduling machine model.
2012-08-08 Andrew TrickAdded MispredictPenalty to SchedMachineModel.
2012-07-07 Andrew TrickI'm introducing a new machine model to simultaneously...
2012-07-02 Andrew TrickReapply "Make NumMicroOps a variable in the subtarget...
2012-06-29 Andrew TrickRevert "Make NumMicroOps a variable in the subtarget...
2012-06-29 Andrew TrickMake NumMicroOps a variable in the subtarget's instruct...
2012-06-05 Andrew TrickARM itinerary properties.
2012-04-11 Evan ChengFix a number of problems with ARM fused multiply add...
2011-04-19 Bob WilsonImprovements for the Cortex-A9 scheduling itineraries.
2011-04-19 Evan ChengChange A9 scheduling itineraries VLD* / VST* entries...
2011-01-20 Evan ChengSorry, several patches in one.
2011-01-04 Andrew TrickFix the ARM IIC_iCMPsi itinerary and add an important...
2010-12-08 Evan ChengFix an obvious cut-n-paste error.
2010-11-30 Bob WilsonAdd support for NEON VLD3-dup instructions.
2010-11-29 Bob WilsonAdd support for NEON VLD3-dup instructions.
2010-11-29 Bob WilsonFix copy-and-paste errors in VLD2-dup scheduling itiner...
2010-11-28 Bob WilsonAdd support for NEON VLD2-dup instructions.
2010-11-27 Bob WilsonAdd NEON VLD1-dup instructions (load 1 element to all...
2010-11-27 Bob WilsonFix incorrect scheduling itineraries for NEON vld1...
2010-11-13 Evan ChengConditional moves are slightly more expensive than...
2010-11-03 Evan ChengFix preload instruction isel. Only v7 supports pli...
2010-11-03 Evan ChengModify scheduling itineraries to correct instruction...
2010-11-02 Bob WilsonAdd NEON VST1-lane instructions. Partial fix for Radar...
2010-11-01 Bob WilsonAdd NEON VLD1-lane instructions. Partial fix for Radar...
2010-10-29 Evan ChengFix fpscr <-> GPR latency info.
2010-10-28 Evan ChengRe-commit 117518 and 117519 now that ARM MC test failur...
2010-10-28 Evan ChengRevert 117518 and 117519 for now. They changed scheduli...
2010-10-28 Evan Cheng- Assign load / store with shifter op address modes...
2010-10-21 Andrew Trickputback r116983 and fix simple-fp-encoding.ll tests
2010-10-21 Owen AndersonRevert r116983, which is breaking all the buildbots.
2010-10-21 Evan ChengAdd missing scheduling itineraries for transfers betwee...
2010-10-13 Evan ChengLimit load / store issues (at least until we have a...
2010-10-11 Evan ChengMore ARM scheduling itinerary fixes.
2010-10-11 Evan ChengProper VST scheduling itineraries.
2010-10-09 Evan ChengAdd VLD4 scheduling itineraries.
2010-10-09 Evan ChengFinish vld3 and vld4.
2010-10-09 Evan ChengCorrect some load / store instruction itinerary mistakes:
2010-10-07 Evan ChengModel operand cycles of vldm / vstm; also fixes schedul...
2010-10-06 Evan Cheng- Add TargetInstrInfo::getOperandLatency() to compute...
2010-10-03 Evan ChengMajor changes to Cortex-A9 itinerary.
2010-10-01 Evan ChengFix r115332: correctly model AGU / NEON mux.
2010-10-01 Evan ChengAdd operand cycles for vldr / vstr.
2010-10-01 Evan ChengNEON scheduling info fix. vmov reg, reg are single...
2010-10-01 Evan ChengPer Cortex-A9 pipeline diagram. AGU (core load / store...
2010-09-30 Evan ChengARM instruction itinerary fixes:
2010-09-29 Evan ChengModel Cortex-a9 load to SUB, RSB, ADD, ADC, SBC, RSC...
2010-09-29 Evan ChengSeparate itinerary classes for mvn from mov; for tst...
2010-09-29 Evan ChengAssign bitwise binary instructions different itinerary...
2010-09-28 Evan ChengAdd support to model pipeline bypass / forwarding.
2010-09-25 Evan ChengFix IIC_iEXTAr itinerary class of Cortex-A9.
2010-09-25 Evan ChengRemove a unused instruction itinerary class.
2010-09-25 Evan ChengFix zero and sign extension instructions scheduling...
2010-09-24 Evan ChengMore pseudo instruction scheduling itinerary fixes.
2010-09-24 Evan ChengFix scheduling itinerary for pseudo mov immediate instr...
2010-09-08 Evan ChengFix LDM_RET schedule itinery.
2010-06-28 Jim Grosbachminor housekeeping cleanup: 80-column, trailing whitesp...
2010-05-29 Anton KorobeynikovSome A9 load/store cleanups
2010-05-29 Anton KorobeynikovSome rough approximations for load/stores on A9
2010-05-29 Anton KorobeynikovNEON/VFP stuff can be issued only via Pipe1 on A9
2010-05-29 Anton KorobeynikovAdd some integer instruction itineraries for A9
2010-04-18 Anton KorobeynikovMake processor FUs unique for given itinerary. This...
2010-04-07 Anton KorobeynikovSplit A8/A9 itins - they already were too big.