Framework for atomic binary operations. The emitter for the pseudo instructions
[oota-llvm.git] / lib / Target / ARM / ARMInstrInfo.td
2009-12-12 Jim GrosbachFramework for atomic binary operations. The emitter...
2009-12-11 Jim Grosbachmemory barrier instructions by definition have side...
2009-12-11 Jim GrosbachUpdate properties.
2009-12-11 Jim GrosbachRough first pass at compare_and_swap atomic builtins...
2009-12-10 Jim GrosbachAdd instruction encoding for DMB/DSB
2009-12-10 Jim GrosbachAdd memory barrier intrinsic support for ARM. Moving...
2009-11-30 Bob WilsonFix some more ARM unified syntax warnings.
2009-11-24 Anton KorobeynikovMaterialize global addresses via movt/movw pair, this...
2009-11-23 Dan GohmanRemove ISD::DEBUG_LOC and ISD::DBG_LABEL, which are...
2009-11-23 Jim Grosbachfold immediate of a + Const into the user as a subtract...
2009-11-20 Evan ChengRemat VLDRD from constpool. Clean up some instruction...
2009-11-18 Bob WilsonFix a few places that were missed when we converted...
2009-11-17 Johnny ChenSet Inst{15-12} (Rd/Rt) to 0b1111 (PC) for BR_JTadd...
2009-11-16 Johnny ChenSet Rm bits of BX_RET to 0b1110 (R14); and set conditio...
2009-11-09 Jim GrosbachUse Unified Assembly Syntax for the ARM backend.
2009-11-07 Jim GrosbachSupport alignment specifier for NEON vld/vst instructions
2009-11-07 Johnny ChenMy previous patch (r84124) for setting the encoding...
2009-11-02 Bob WilsonPut BlockAddresses into ARM constant pools.
2009-11-02 David GoodwinFix schedule model for BFC.
2009-10-30 Bob WilsonAdd ARM codegen for indirect branches.
2009-10-28 Bob WilsonAdd a Thumb BRIND pattern. Change the ARM BRIND assemb...
2009-10-28 Bob WilsonAdd an indirect branch pattern for ARM. Testcase will...
2009-10-27 Johnny ChenSimilar to r85280, do not clear the "S" bit for RSBri...
2009-10-27 Johnny ChenSet condition code bits of BL and BLr9 to 0b1110 (ALway...
2009-10-27 Bob WilsonDo not clear the "S" bit for RSCri and RSCrs. They...
2009-10-27 Johnny ChenExplicitly specify 0b00, i.e, zero rotation, as the...
2009-10-26 Evan ChengChange ARM asm strings to separate opcode from operands...
2009-10-26 Bob WilsonTry to get ahead of Johnny Chen and pro-actively add...
2009-10-26 Bob WilsonAdd more ARM instruction encodings for 's' bit set...
2009-10-21 Jim GrosbachImprove handling of immediates by splitting 32-bit...
2009-10-21 Evan ChengMatch more patterns to movt.
2009-10-20 Chris Lattnerimplement printSORegOperand, add lowering for the nasty...
2009-10-14 Bob WilsonSet instruction encoding bits 4 and 7 for ARM register...
2009-10-13 Sandeep PatelAdd ARMv6T2 SBFX/UBFX instructions. Approved by Anton...
2009-10-13 Bob WilsonAdd some ARM instruction encoding bits.
2009-10-13 Bob WilsonFix a tab. Thanks to Johnny Chen for pointing it out.
2009-10-09 Dan GohmanMark the LDR instruction with isReMaterializable, as...
2009-10-06 Bob WilsonFix a comment typo.
2009-10-01 Evan ChengAdd hasExtraSrcRegAllocReq and hasExtraDefRegAllocReq...
2009-10-01 Evan ChengChange ld/st multiples to explicitly model the writebac...
2009-09-30 Jim GrosbachAdd "isBarrier = 1" to return instructions.
2009-09-28 Evan ChengMake ARM and Thumb2 32-bit immediate materialization...
2009-09-28 Anton KorobeynikovFix thinko in my recent movt commit: it's not safe...
2009-09-27 Anton KorobeynikovUse movt/movw pair to materialize 32 bit constants...
2009-09-09 Evan ChengFix arm jit encoding bug introduced by 75048. Some...
2009-09-03 David GoodwinCalls clobber FPSCR.
2009-09-01 David GoodwinRRX reads CPSR.
2009-08-28 Evan ChengPrint a nl before pic labels so they start at a new...
2009-08-27 Misha BrukmanSTRD and LDRD require ARMv5TE, not just ARMv5T.
2009-08-21 Bob WilsonRename ARM "lane_cst" operands to "nohash_imm" since...
2009-08-19 David GoodwinUpdate Cortex-A8 instruction itineraries for integer...
2009-08-13 Jim GrosbachAdd missing defs of R2 and D1.
2009-08-13 David GoodwinFinalize itineraries for cortex-a8 integer multiply
2009-08-13 Jim GrosbachRemove unnecessary newline
2009-08-13 Jim GrosbachCorrect comment wording
2009-08-12 David GoodwinEnhance the InstrStage object to enable the specificati...
2009-08-12 Jim Grosbachregister naming cleanup (s/ip/r12/)
2009-08-11 Owen AndersonSplit EVT into MVT and EVT, the former representing...
2009-08-11 Jim GrosbachSjLj based exception handling unwinding support. This...
2009-08-10 Owen AndersonRename MVT to EVT, in preparation for splitting SimpleV...
2009-08-08 Anton KorobeynikovUse subclassing to print lane-like immediates (w/o...
2009-08-08 Anton KorobeynikovUse VLDM / VSTM to spill/reload 128-bit Neon registers
2009-08-06 David GoodwinAdd parameter to pattern classes to enable an itinerary...
2009-08-04 David GoodwinInitial support for single-precision FP using NEON...
2009-07-29 Evan ChengMake sure Thumb2 uses the right call instructions.
2009-07-29 Evan Cheng- Fix an obvious copy and paste error.
2009-07-29 Evan ChengOptimize Thumb2 jumptable to use tbb / tbh when all...
2009-07-28 Evan ChengIn thumb2 mode, add pc is unpredictable. Use add +...
2009-07-25 Evan ChengChange Thumb2 jumptable codegen to one that uses two...
2009-07-22 Evan ChengUse getTargetConstant instead of getConstant since...
2009-07-22 Evan ChengDon't forget D16 - D31 are clobbered by calls and sjlj eh.
2009-07-14 Evan Cheng1. In Thumb mode, select tBx instead of ARM variants.
2009-07-14 David GoodwinFix detection of valid BFC immediates.
2009-07-11 Evan ChengMajor changes to Thumb (not Thumb2). Many 16-bit instru...
2009-07-09 Evan ChengLDM_RET should be marked mayLoad.
2009-07-08 Evan ChengChange how so_imm and t2_so_imm are handled. At instruc...
2009-07-07 Evan ChengAlso statically set bit 25 for BR_JT instructions.
2009-07-07 Evan ChengStatically encode bit 25 to indicate immediate form...
2009-07-07 Evan ChengAdd BX and BXr9 encodings. Patch by Sean Callanan.
2009-07-06 Evan ChengAdd bfc to armv6t2.
2009-07-06 Evan ChengAdded ARM::mls for armv6t2.
2009-07-02 Evan ChengChange the meaning of predicate hasThumb2 to mean thumb...
2009-07-02 Evan Cheng80 col violation.
2009-07-01 Bob WilsonAdd a new addressing mode for NEON load/store instructions.
2009-06-29 David GoodwinRename ARMcmpNZ to ARMcmpZ and use it to represent...
2009-06-29 Evan ChengImplement Thumb2 ldr.
2009-06-26 Evan ChengSimplify predicate CarryDefIsUsed.
2009-06-26 Evan ChengMark a bunch of instructions commutable.
2009-06-25 Evan ChengSelect ADC, SBC, and RSC instead of the ADCS, SBCS...
2009-06-25 Evan ChengISD::ADDE / ISD::SUBE updates the carry bit so they...
2009-06-24 Evan Cheng80 col violation.
2009-06-23 Evan ChengInitial Thumb2 support. Majority of the work is done...
2009-06-23 Evan ChengMinor reorg.
2009-06-22 Bob WilsonAdd support for ARM's Advanced SIMD (NEON) instruction...
2009-06-22 Bob WilsonAdd explicit types for shift count constants. This...
2009-06-22 Bob WilsonFor Darwin on ARMv6 and newer, make register r9 availab...
2009-06-19 Evan ChengLatency information for ARM v6. It's rough and not...
2009-06-17 Anton KorobeynikovInitial support for some Thumb2 instructions.
2009-06-15 Anton KorobeynikovRename methods for the sake of consistency.
2009-06-15 Evan ChengPart 1.
next