Encode the multi-load/store instructions with their respective modes ('ia',
[oota-llvm.git] / lib / Target / ARM / ARMInstrInfo.td
2010-11-16 Bill WendlingEncode the multi-load/store instructions with their...
2010-11-15 Jim GrosbachARM LDR_PRE/LDR_POST/STR_PRE/STR_POST (and the *B count...
2010-11-15 Jim GrosbachNuke redundant encoding bit set.
2010-11-15 Chris Lattneradd fields to the .td files unconditionally, simplifyin...
2010-11-13 Bill WendlingComment out the defms until they're activated.
2010-11-13 Bill WendlingAdd uses of the *_ldst_multi multiclasses. These aren...
2010-11-13 Bill WendlingConvert the modes to lower case.
2010-11-13 Bill WendlingMinor cleanups:
2010-11-13 Bill WendlingAdd *_ldst_mult multiclasses to the ARM back-end. These...
2010-11-13 Evan ChengConditional moves are slightly more expensive than...
2010-11-13 Evan ChengAdd conditional move of large immediate.
2010-11-13 Jim GrosbachSwap multiclass operand order for consistency with...
2010-11-13 Jim GrosbachContinue ARM indexed load refactoring. Multiclass for...
2010-11-13 Jim GrosbachMore ARM load/store indexed refactoring. Also fix an...
2010-11-12 Evan ChengFor pre-v6t2 targets, only select MOVi32imm if the...
2010-11-12 Evan ChengEliminate ARM::MOVi2pieces. Just use MOVi32imm and...
2010-11-12 Evan ChengAdd conditional mvn instructions.
2010-11-12 Jim GrosbachZap a copy/paste-o bit of dead code.
2010-11-12 Jim GrosbachRefactor to parameterize some ARM load/store encoding...
2010-11-12 Jim GrosbachFill in the default predication bits for ARM unconditio...
2010-11-11 Jim GrosbachARM fixup encoding for direct call instructions (BL).
2010-11-11 Jim GrosbachEncoding of destination fixup for ARM branch and condit...
2010-11-11 Jim GrosbachEncoding for ARM LDRSH_POST.
2010-11-11 Jim GrosbachEncoding for ARM LDRSH and LDRSH_PRE. Cannonicalize...
2010-11-11 Jim GrosbachFix encoding of Ra register for ARM smla* instructions.
2010-11-11 Jim GrosbachARM STRH encoding information.
2010-11-10 Jim GrosbachMove LDM predicate operand encoding into base clase...
2010-11-10 Jim GrosbachARM LDM encoding for the mode (ia, ib, da, db) operand.
2010-11-10 Jim GrosbachFix ARM encoding of non-return LDM instructions.
2010-11-10 Jim GrosbachFix ARM encoding of LDM+Return instruction.
2010-11-09 Jim GrosbachAdd encoding of Rt to ARM LDR/STR w/ reg+reg offset...
2010-11-09 Jim GrosbachAdd encoder method for ARM load/store shifted register...
2010-11-09 Bill WendlingRevert r118457 and r118458. These won't hold for GPRs.
2010-11-08 Bill Wendlingreglist has two operands.
2010-11-08 Bill WendlingMake RegList an ASM operand so that TableGen will gener...
2010-11-04 Evan ChengFix @llvm.prefetch isel. Selecting between pld / pldw...
2010-11-03 Evan ChengFix preload instruction isel. Only v7 supports pli...
2010-11-03 Evan ChengAdd support to match @llvm.prefetch to pld / pldw ...
2010-11-03 Bill WendlingThe MC code couldn't handle ARM LDR instructions with...
2010-11-03 Jim GrosbachBreak ARM addrmode4 (load/store multiple base address...
2010-11-02 Chris LattnerCompletely reject instructions that have an operand...
2010-11-02 Bill WendlingRename getAddrModeImm12OpValue to getAddrModeImmOpValue...
2010-11-02 Owen AndersonRename encoder methods to match naming convention.
2010-11-02 Jim GrosbachSort bit assignments. Cosmetic change only.
2010-11-02 Owen AndersonAdd correct NEON encodings for vld2, vld3, and vld4...
2010-11-02 Owen AndersonAdd correct NEON encodings for the "multiple single...
2010-11-01 Bob WilsonAdd support for alignment operands on VLD1-lane instruc...
2010-11-01 Jim GrosbachMark ARM subtarget features that are available for...
2010-10-31 Chris Lattnerreapply r117858 with apparent editor malfunction fixed...
2010-10-31 Chris Lattnerrevert r117858 while I check out a failure I missed.
2010-10-31 Chris Lattnerthe asm matcher can't handle operands with modifiers...
2010-10-30 Bob WilsonOverhaul memory barriers in the ARM backend. Radar...
2010-10-30 Jim GrosbachEncode the register list operands for ARM mode LDM...
2010-10-29 Jim Grosbachs/getNEONVcvtImm32/getNEONVcvtImm32OpValue/ to be consi...
2010-10-29 Jim GrosbachConvert ARM::MOVi2pieces to a true pseudo-instruction...
2010-10-29 Jim GrosbachFix typo.
2010-10-29 Jim GrosbachARM encoding information for CLREX, SWP and SWPB. Add...
2010-10-29 Jim GrosbachARM mode LDREX*/STREX* binary encodings.
2010-10-29 Jim GrosbachEncoding information for ARM conditional move instructions.
2010-10-29 Chris Lattneradd simple support for addrmode5 operands, allowing
2010-10-28 Jim GrosbachPLD, PLDW, PLI encodings, plus refactor their use of...
2010-10-28 Evan ChengRe-commit 117518 and 117519 now that ARM MC test failur...
2010-10-28 Evan ChengRevert 117518 and 117519 for now. They changed scheduli...
2010-10-28 Evan Cheng- Assign load / store with shifter op address modes...
2010-10-27 Evan ChengShifter ops are not always free. Do not fold them ...
2010-10-27 Jim GrosbachRefactor ARM STR/STRB instruction patterns into STR...
2010-10-27 Owen AndersonProvide correct encodings for NEON vcvt, which has...
2010-10-27 Jim GrosbachARM JIT fix for LDRi12 and company.
2010-10-27 Jim GrosbachSplit ARM::LDRB into LDRBi12 and LDRBrs. Adjust accordi...
2010-10-26 Jim GrosbachSince I parameterized this bit, I should probably actua...
2010-10-26 Jim GrosbachFirst part of refactoring ARM addrmode2 (load/store...
2010-10-22 Jim GrosbachTrailing whitespace.
2010-10-22 Jim GrosbachARM mode encoding information for CLZ, RBIT, REV*,...
2010-10-22 Jim GrosbachAdd the encoding information for the rest of the ARM...
2010-10-22 Jim GrosbachMore ARM multiply instuction binary encodings.
2010-10-22 Jim GrosbachParameterize a bit of ARM encoding information, simplif...
2010-10-22 Jim GrosbachMore ARM multiply instruction encoding information.
2010-10-21 Jim GrosbachARM binary encoding for some of the multiply instructions.
2010-10-21 Jim GrosbachARM binary encodings for MVN variants.
2010-10-21 Jim GrosbachARM Binary encoding information for BFC/BFI instructions.
2010-10-19 Jim GrosbachAdd a pre-dispatch SjLj EH hook on the unwind edge...
2010-10-18 Jim GrosbachARM encoding information for [SU]SAT* instructions.
2010-10-15 Jim GrosbachEncoding information for the various ARM saturating...
2010-10-15 Jim GrosbachARM binary encoding information for RSB and RSC instruc...
2010-10-15 Jim GrosbachARM mode encoding information for UBFX and SBFX instruc...
2010-10-15 Bob WilsonRemove unused ARMISD::AND selection DAG node.
2010-10-15 Jim GrosbachEncoding info for extension instructions.
2010-10-14 Jim GrosbachAdd missing Rd encoding for MOVs instruction.
2010-10-14 Jim GrosbachRefactor the MOVsr[al]_flag and RRX pseudo-instructions...
2010-10-14 Jim GrosbachTweak the ARM backend to use the RRX mnemonic instead...
2010-10-14 Jim GrosbachMOVi16 and MOVT ARM mode encodings.
2010-10-14 Jim GrosbachSimplify encoding information and add 'dst' operand...
2010-10-13 Jim GrosbachAdd a FIXME.
2010-10-13 Jim GrosbachAdd operand encoding bits for SMC and SVC in ARM mode.
2010-10-13 Jim GrosbachMore encoding cleanup. Also add register Rd operands...
2010-10-13 Jim GrosbachSimplify some ARM encoding information.
2010-10-13 Jim GrosbachAdd a FIXME. The ADR instruction is a bit odd.
2010-10-13 Jim GrosbachRefactor the ARM 'setend' instruction pattern. Use...
2010-10-13 Jim GrosbachAdd a FIXME.
2010-10-13 Jim GrosbachMake a few more bits of some simple instructions explic...
next