1 //===-- HexagonDisassembler.cpp - Disassembler for Hexagon ISA ------------===//
\r
3 // The LLVM Compiler Infrastructure
\r
5 // This file is distributed under the University of Illinois Open Source
\r
6 // License. See LICENSE.TXT for details.
\r
8 //===----------------------------------------------------------------------===//
\r
10 #include "MCTargetDesc/HexagonBaseInfo.h"
\r
11 #include "MCTargetDesc/HexagonMCTargetDesc.h"
\r
13 #include "llvm/MC/MCContext.h"
\r
14 #include "llvm/MC/MCDisassembler.h"
\r
15 #include "llvm/MC/MCExpr.h"
\r
16 #include "llvm/MC/MCFixedLenDisassembler.h"
\r
17 #include "llvm/MC/MCInst.h"
\r
18 #include "llvm/MC/MCInstrDesc.h"
\r
19 #include "llvm/MC/MCSubtargetInfo.h"
\r
20 #include "llvm/Support/Debug.h"
\r
21 #include "llvm/Support/ErrorHandling.h"
\r
22 #include "llvm/Support/LEB128.h"
\r
23 #include "llvm/Support/MemoryObject.h"
\r
24 #include "llvm/Support/raw_ostream.h"
\r
25 #include "llvm/Support/TargetRegistry.h"
\r
26 #include "llvm/Support/Endian.h"
\r
31 using namespace llvm;
\r
33 #define DEBUG_TYPE "hexagon-disassembler"
\r
35 using DecodeStatus = MCDisassembler::DecodeStatus;
\r
38 /// \brief Hexagon disassembler for all Hexagon platforms.
\r
39 class HexagonDisassembler : public MCDisassembler {
\r
41 HexagonDisassembler(MCSubtargetInfo const &STI, MCContext &Ctx)
\r
42 : MCDisassembler(STI, Ctx) {}
\r
44 DecodeStatus getInstruction(MCInst &instr, uint64_t &size,
\r
45 MemoryObject const ®ion, uint64_t address,
\r
46 raw_ostream &vStream, raw_ostream &cStream) const override;
\r
50 static const uint16_t IntRegDecoderTable[] = {
\r
51 Hexagon::R0, Hexagon::R1, Hexagon::R2, Hexagon::R3, Hexagon::R4,
\r
52 Hexagon::R5, Hexagon::R6, Hexagon::R7, Hexagon::R8, Hexagon::R9,
\r
53 Hexagon::R10, Hexagon::R11, Hexagon::R12, Hexagon::R13, Hexagon::R14,
\r
54 Hexagon::R15, Hexagon::R16, Hexagon::R17, Hexagon::R18, Hexagon::R19,
\r
55 Hexagon::R20, Hexagon::R21, Hexagon::R22, Hexagon::R23, Hexagon::R24,
\r
56 Hexagon::R25, Hexagon::R26, Hexagon::R27, Hexagon::R28, Hexagon::R29,
\r
57 Hexagon::R30, Hexagon::R31};
\r
59 static const uint16_t DoubleRegDecoderTable[] = {
\r
60 Hexagon::D0, Hexagon::D1, Hexagon::D2, Hexagon::D3,
\r
61 Hexagon::D4, Hexagon::D5, Hexagon::D6, Hexagon::D7,
\r
62 Hexagon::D8, Hexagon::D9, Hexagon::D10, Hexagon::D11,
\r
63 Hexagon::D12, Hexagon::D13, Hexagon::D14, Hexagon::D15};
\r
65 static const uint16_t PredRegDecoderTable[] = {Hexagon::P0, Hexagon::P1,
\r
66 Hexagon::P2, Hexagon::P3};
\r
68 static DecodeStatus DecodeIntRegsRegisterClass(MCInst &Inst, unsigned RegNo,
\r
69 uint64_t /*Address*/,
\r
70 void const *Decoder) {
\r
72 return MCDisassembler::Fail;
\r
74 unsigned Register = IntRegDecoderTable[RegNo];
\r
75 Inst.addOperand(MCOperand::CreateReg(Register));
\r
76 return MCDisassembler::Success;
\r
79 static DecodeStatus DecodeDoubleRegsRegisterClass(MCInst &Inst, unsigned RegNo,
\r
80 uint64_t /*Address*/,
\r
81 void const *Decoder) {
\r
83 return MCDisassembler::Fail;
\r
85 unsigned Register = DoubleRegDecoderTable[RegNo];
\r
86 Inst.addOperand(MCOperand::CreateReg(Register));
\r
87 return MCDisassembler::Success;
\r
90 static DecodeStatus DecodePredRegsRegisterClass(MCInst &Inst, unsigned RegNo,
\r
91 uint64_t /*Address*/,
\r
92 void const *Decoder) {
\r
94 return MCDisassembler::Fail;
\r
96 unsigned Register = PredRegDecoderTable[RegNo];
\r
97 Inst.addOperand(MCOperand::CreateReg(Register));
\r
98 return MCDisassembler::Success;
\r
101 #include "HexagonGenDisassemblerTables.inc"
\r
103 static MCDisassembler *createHexagonDisassembler(Target const &T,
\r
104 MCSubtargetInfo const &STI,
\r
106 return new HexagonDisassembler(STI, Ctx);
\r
109 extern "C" void LLVMInitializeHexagonDisassembler() {
\r
110 TargetRegistry::RegisterMCDisassembler(TheHexagonTarget,
\r
111 createHexagonDisassembler);
\r
114 DecodeStatus HexagonDisassembler::getInstruction(MCInst &MI, uint64_t &Size,
\r
115 MemoryObject const &Region,
\r
118 raw_ostream &cs) const {
\r
119 std::array<uint8_t, 4> Bytes;
\r
121 if (Region.readBytes(Address, Bytes.size(), Bytes.data()) == -1) {
\r
122 return MCDisassembler::Fail;
\r
125 llvm::support::endian::read<uint32_t, llvm::support::little,
\r
126 llvm::support::unaligned>(Bytes.data());
\r
128 // Remove parse bits.
\r
129 insn &= ~static_cast<uint32_t>(HexagonII::InstParseBits::INST_PARSE_MASK);
\r
130 return decodeInstruction(DecoderTable32, MI, insn, Address, this, STI);
\r