Refactor ARM fast-isel reg + offset to be a base + offset.