projects
/
oota-llvm.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
- Add a hook for target to determine whether an instruction def is
[oota-llvm.git]
/
lib
/
Target
/
ARM
/
ARMScheduleA9.td
2010-10-13
Evan Cheng
Limit load / store issues (at least until we have a...
blob
|
commitdiff
|
raw
2010-10-11
Evan Cheng
More ARM scheduling itinerary fixes.
blob
|
commitdiff
|
raw
|
diff to current
2010-10-11
Evan Cheng
Proper VST scheduling itineraries.
blob
|
commitdiff
|
raw
|
diff to current
2010-10-09
Evan Cheng
Add VLD4 scheduling itineraries.
blob
|
commitdiff
|
raw
|
diff to current
2010-10-09
Evan Cheng
Finish vld3 and vld4.
blob
|
commitdiff
|
raw
|
diff to current
2010-10-09
Evan Cheng
Correct some load / store instruction itinerary mistakes:
blob
|
commitdiff
|
raw
|
diff to current
2010-10-07
Evan Cheng
Model operand cycles of vldm / vstm; also fixes schedul...
blob
|
commitdiff
|
raw
|
diff to current
2010-10-06
Evan Cheng
- Add TargetInstrInfo::getOperandLatency() to compute...
blob
|
commitdiff
|
raw
|
diff to current
2010-10-03
Evan Cheng
Major changes to Cortex-A9 itinerary.
blob
|
commitdiff
|
raw
|
diff to current
2010-10-01
Evan Cheng
Fix r115332: correctly model AGU / NEON mux.
blob
|
commitdiff
|
raw
|
diff to current
2010-10-01
Evan Cheng
Add operand cycles for vldr / vstr.
blob
|
commitdiff
|
raw
|
diff to current
2010-10-01
Evan Cheng
NEON scheduling info fix. vmov reg, reg are single...
blob
|
commitdiff
|
raw
|
diff to current
2010-10-01
Evan Cheng
Per Cortex-A9 pipeline diagram. AGU (core load / store...
blob
|
commitdiff
|
raw
|
diff to current
2010-09-30
Evan Cheng
ARM instruction itinerary fixes:
blob
|
commitdiff
|
raw
|
diff to current
2010-09-29
Evan Cheng
Model Cortex-a9 load to SUB, RSB, ADD, ADC, SBC, RSC...
blob
|
commitdiff
|
raw
|
diff to current
2010-09-29
Evan Cheng
Separate itinerary classes for mvn from mov; for tst...
blob
|
commitdiff
|
raw
|
diff to current
2010-09-29
Evan Cheng
Assign bitwise binary instructions different itinerary...
blob
|
commitdiff
|
raw
|
diff to current
2010-09-28
Evan Cheng
Add support to model pipeline bypass / forwarding.
blob
|
commitdiff
|
raw
|
diff to current
2010-09-25
Evan Cheng
Fix IIC_iEXTAr itinerary class of Cortex-A9.
blob
|
commitdiff
|
raw
|
diff to current
2010-09-25
Evan Cheng
Remove a unused instruction itinerary class.
blob
|
commitdiff
|
raw
|
diff to current
2010-09-25
Evan Cheng
Fix zero and sign extension instructions scheduling...
blob
|
commitdiff
|
raw
|
diff to current
2010-09-24
Evan Cheng
More pseudo instruction scheduling itinerary fixes.
blob
|
commitdiff
|
raw
|
diff to current
2010-09-24
Evan Cheng
Fix scheduling itinerary for pseudo mov immediate instr...
blob
|
commitdiff
|
raw
|
diff to current
2010-09-08
Evan Cheng
Fix LDM_RET schedule itinery.
blob
|
commitdiff
|
raw
|
diff to current
2010-06-28
Jim Grosbach
minor housekeeping cleanup: 80-column, trailing whitesp...
blob
|
commitdiff
|
raw
|
diff to current
2010-05-29
Anton Korobeynikov
Some A9 load/store cleanups
blob
|
commitdiff
|
raw
|
diff to current
2010-05-29
Anton Korobeynikov
Some rough approximations for load/stores on A9
blob
|
commitdiff
|
raw
|
diff to current
2010-05-29
Anton Korobeynikov
NEON/VFP stuff can be issued only via Pipe1 on A9
blob
|
commitdiff
|
raw
|
diff to current
2010-05-29
Anton Korobeynikov
Add some integer instruction itineraries for A9
blob
|
commitdiff
|
raw
|
diff to current
2010-04-18
Anton Korobeynikov
Make processor FUs unique for given itinerary. This...
blob
|
commitdiff
|
raw
|
diff to current
2010-04-07
Anton Korobeynikov
Split A8/A9 itins - they already were too big.
blob
|
commitdiff
|
raw
|
diff to current