- Add TargetInstrInfo::getOperandLatency() to compute operand latencies. This
[oota-llvm.git] / lib / Target / ARM / ARMScheduleA8.td
2010-10-06 Evan Cheng- Add TargetInstrInfo::getOperandLatency() to compute...
2010-10-01 Evan ChengFix scheduling infor for vmovn and vshrn which I broke...
2010-10-01 Evan ChengAdd operand cycles for vldr / vstr.
2010-10-01 Evan ChengNEON scheduling info fix. vmov reg, reg are single...
2010-09-30 Evan ChengARM instruction itinerary fixes:
2010-09-29 Evan ChengModel Cortex-a9 load to SUB, RSB, ADD, ADC, SBC, RSC...
2010-09-29 Evan ChengSeparate itinerary classes for mvn from mov; for tst...
2010-09-29 Evan ChengAssign bitwise binary instructions different itinerary...
2010-09-28 Evan ChengAdd support to model pipeline bypass / forwarding.
2010-09-25 Evan ChengRemove a unused instruction itinerary class.
2010-09-25 Evan ChengFix zero and sign extension instructions scheduling...
2010-09-24 Evan ChengMore pseudo instruction scheduling itinerary fixes.
2010-09-24 Evan ChengFix scheduling itinerary for pseudo mov immediate instr...
2010-09-08 Evan ChengFix LDM_RET schedule itinery.
2010-06-28 Jim Grosbachminor housekeeping cleanup: 80-column, trailing whitesp...
2010-04-18 Anton KorobeynikovMake processor FUs unique for given itinerary. This...
2010-04-07 Anton KorobeynikovSplit A8/A9 itins - they already were too big.