For each instruction itinerary class, specify the number of micro-ops each
[oota-llvm.git] / lib / Target / ARM / ARMSchedule.td
2010-09-09 Evan ChengFor each instruction itinerary class, specify the numbe...
2010-09-08 Evan ChengFix LDM_RET schedule itinery.
2010-04-18 Anton KorobeynikovMake processor FUs unique for given itinerary. This...
2010-04-07 Anton KorobeynikovSplit A8/A9 itins - they already were too big.
2010-04-07 Anton KorobeynikovFix itins for VABA
2010-04-07 Anton KorobeynikovVHADD differs from VHSUB at least on A9 - the former...
2010-04-07 Anton KorobeynikovDefine new itin classes for ARM <-> VFP reg moves to...
2010-04-07 Anton KorobeynikovAdd new itin classes for FP16 <-> FP32 conversions...
2010-04-07 Anton KorobeynikovMake use of new reserved/required scheduling stuff...
2009-09-25 David GoodwinFinish scheduling itineraries for NEON.
2009-09-24 David GoodwinMake the end-of-itinerary mark explicit. Some cleanup.
2009-09-23 David GoodwinCheckpoint NEON scheduling itineraries.
2009-09-21 David GoodwinAdd Cortex-A8 VFP model.
2009-08-19 David GoodwinUpdate Cortex-A8 instruction itineraries for integer...
2009-08-15 Evan ChengTurn on if-conversion for thumb2.
2009-08-13 David GoodwinFinalize itineraries for cortex-a8 integer multiply
2009-08-11 David GoodwinAllow a zero cycle stage to reserve/require a FU withou...
2009-08-10 David GoodwinCheckpoint scheduling itinerary changes.
2009-07-21 Evan ChengAdd fake v7 itineraries for now.
2009-06-19 Evan ChengLatency information for ARM v6. It's rough and not...