[FastISel][AArch64] Optimize compare-and-branch for i1 to use 'tbz'.
[oota-llvm.git] / test / CodeGen / NVPTX / vector-loads.ll
2013-03-20 Justin HolewinskiPropagate DAG node ordering during type legalization...
2013-02-12 Justin Holewinski[NVPTX] Disable vector registers