Target RegisterInfo: devirtualize TargetFrameLowering
[oota-llvm.git] / lib / Target / XCore / XCoreInstrFormats.td
2013-02-17 Richard Osborne[XCore] Add missing 2r instructions.
2013-02-17 Richard Osborne[XCore] Add TSETR instruction.
2013-01-25 Richard OsborneAdd instruction encodings / disassembly support for...
2013-01-25 Richard OsborneAdd instruction encodings / disassembly support for...
2013-01-23 Richard OsborneAdd instruction encodings / disassembly support for...
2013-01-22 Richard OsborneAdd instruction encodings / disassembly support for...
2013-01-21 Richard OsborneAdd instruction encodings / disassembly support for...
2013-01-21 Richard OsborneAdd instruction encoding / disassembly support for...
2013-01-20 Richard OsborneAdd instruction encodings / disassembly support for...
2013-01-20 Richard OsborneAdd instruction encodings / disassembly support for...
2013-01-20 Richard OsborneAdd instruction encodings / disassembler support for...
2013-01-20 Richard OsborneAdd instruction encodings / disassembly support 3r...
2012-12-17 Richard OsborneAdd instruction encodings / disassembly support for...
2012-12-17 Richard OsborneAdd instruction encodings / disassembly support for...
2012-12-17 Richard OsborneAdd instruction encodings / disassembly support for...
2012-12-17 Richard OsborneAdd instruction encodings / disassembly support for...
2012-12-16 Richard OsborneAdd instruction encodings and disassembly for 1r instru...
2012-12-16 Richard OsborneRemove invalid instruction encodings.
2012-12-16 Richard OsborneMark anything deriving from PseudoInstXCore as a pseudo...
2012-12-16 Richard OsborneSet instruction size correctly in XCoreInstrFormats.td
2012-02-18 Jia LiuEmacs-tag and some comment fix for all ARM, CellSPU...
2008-11-07 Richard OsborneAdd XCore backend.