Fix undefined behavior in the Mips backend.
[oota-llvm.git] / lib / Target / X86 / X86Schedule.td
2012-02-29 Andrew TrickIntel Atom instruction itineraries for mov sign extensi...
2012-02-27 Preston GurdThis patch adds instruction latencies for the SSE instr...
2012-02-18 Jia LiuEmacs-tag and some comment fix for all ARM, CellSPU...
2012-02-01 Andrew TrickInstruction scheduling itinerary for Intel Atom.