[X86][SSE] Vector integer/float conversion memory folding
[oota-llvm.git] / lib / Target / R600 / EvergreenInstructions.td
2014-09-11 Aaron WatryR600: Add cmpxchg instruction for evergreen
2014-09-11 Aaron WatryR600: Add LDS_WRXCHG[_RET] instructions for Evergreen.
2014-09-11 Aaron WatryR600: Add LDS_MIN_[U]INT[_RET] instructions for Evergreen
2014-09-11 Aaron WatryR600: Add LDS_XOR[_RET] instructions for Evergreen
2014-09-11 Aaron WatryR600: Add LDS_OR[_RET] instructions for Evergreen
2014-09-11 Aaron WatryR600: Add LDS_AND[_RET] instructions for Evergreen
2014-09-11 Aaron WatryR600: Add LDS_MAX_[U]INT[_RET] instructions for Evergreen
2014-09-05 Jan VeselyR600: Fix FROUND
2014-07-24 Matt ArsenaultR600: Add FMA instructions for Evergreen
2014-07-24 Matt ArsenaultR600: Match rcp node on pre-SI
2014-07-15 Jan VeselyR600: Implement zero undef variants of ctlz/cttz
2014-06-17 Tom StellardR600/SI: Add a pattern for llvm.AMDGPU.barrier.global
2014-06-11 Tom StellardR600: BCNT_INT is a vector only instruction
2014-06-10 Matt ArsenaultR600: Use BCNT_INT for evergreen
2014-06-10 Matt ArsenaultR600: Handle fcopysign
2014-05-22 Matt ArsenaultR600: Expand mul24 for GPUs without it
2014-05-22 Matt ArsenaultR600: Expand mad24 for GPUs without it
2014-04-16 Matt ArsenaultR600: Expand sign extension of vectors.
2014-04-07 Tom StellardR600: Match 24-bit arithmetic patterns in a Target...
2014-04-03 Tom StellardR600: Correct opcode for BFE_INT
2014-03-31 Matt ArsenaultR600: Add BFE, BFI, and BFM intrinsics to help with...
2014-03-31 Matt ArsenaultR600: Add target nodes for BFM and BFI
2014-03-24 Tom StellardR600: Reorganize tablegen instruction definitions