projects
/
oota-llvm.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
c2bab04
)
R600/SI: Change default register class for i32 to SReg_32
author
Tom Stellard
<thomas.stellard@amd.com>
Thu, 17 Apr 2014 21:00:09 +0000
(21:00 +0000)
committer
Tom Stellard
<thomas.stellard@amd.com>
Thu, 17 Apr 2014 21:00:09 +0000
(21:00 +0000)
SIFixSGPRCopies is smart enough to handle this now.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@206499
91177308
-0d34-0410-b5e6-
96231b3b80d8
lib/Target/R600/SIISelLowering.cpp
patch
|
blob
|
history
diff --git
a/lib/Target/R600/SIISelLowering.cpp
b/lib/Target/R600/SIISelLowering.cpp
index 9d039ddcd2efd63a1d6f69e0e0d119aa4b76a55c..1c7f5f00c4f8619823b8bf972c681987284b734c 100644
(file)
--- a/
lib/Target/R600/SIISelLowering.cpp
+++ b/
lib/Target/R600/SIISelLowering.cpp
@@
-35,7
+35,7
@@
SITargetLowering::SITargetLowering(TargetMachine &TM) :
addRegisterClass(MVT::v32i8, &AMDGPU::SReg_256RegClass);
addRegisterClass(MVT::v64i8, &AMDGPU::SReg_512RegClass);
- addRegisterClass(MVT::i32, &AMDGPU::
VSrc
_32RegClass);
+ addRegisterClass(MVT::i32, &AMDGPU::
SReg
_32RegClass);
addRegisterClass(MVT::f32, &AMDGPU::VSrc_32RegClass);
addRegisterClass(MVT::f64, &AMDGPU::VSrc_64RegClass);