llvm/test/CodeGen/X86: Update tests with -mattr=-bmi not to take BMI, corresponding...

AMD Piledriver builder detected failures.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@189754 91177308-0d34-0410-b5e6-96231b3b80d8

diff --git a/test/CodeGen/X86/h-register-addressing-32.ll b/test/CodeGen/X86/h-register-addressing-32.ll
index 968a9e88c0e973e7b5bc3a7f6ba224abe6fb1f0a..3cf2db369706f9e98b3e8f627939633c71e79a4f 100644 (file)
--- a/test/CodeGen/X86/h-register-addressing-32.ll
+++ b/test/CodeGen/X86/h-register-addressing-32.ll
@@ -1,4 +1,4 @@
-; RUN: llc < %s -march=x86 | grep "movzbl      %[abcd]h," | count 7
+; RUN: llc < %s -march=x86 -mattr=-bmi | grep "movzbl  %[abcd]h," | count 7
 
 ; Use h-register extract and zero-extend.
 

diff --git a/test/CodeGen/X86/h-register-addressing-64.ll b/test/CodeGen/X86/h-register-addressing-64.ll
index a19fca555811af1ae4b8aab5d375c6955393da36..07cdc5df594362a2ed7ef8bb4a41b53cff4d51fb 100644 (file)
--- a/test/CodeGen/X86/h-register-addressing-64.ll
+++ b/test/CodeGen/X86/h-register-addressing-64.ll
@@ -1,4 +1,4 @@
-; RUN: llc < %s -march=x86-64 | grep "movzbl   %[abcd]h," | count 7
+; RUN: llc < %s -march=x86-64 -mattr=-bmi | grep "movzbl       %[abcd]h," | count 7
 
 ; Use h-register extract and zero-extend.
 

diff --git a/test/CodeGen/X86/h-registers-0.ll b/test/CodeGen/X86/h-registers-0.ll
index 71b3b43c9acaae4267cd94ccb641bb2a30e459b3..6a5ccaa1e76f22eef60abdc9d15507ae40de312b 100644 (file)
--- a/test/CodeGen/X86/h-registers-0.ll
+++ b/test/CodeGen/X86/h-registers-0.ll
@@ -1,6 +1,6 @@
-; RUN: llc < %s -mtriple=x86_64-linux | FileCheck %s -check-prefix=X86-64
-; RUN: llc < %s -mtriple=x86_64-win32 | FileCheck %s -check-prefix=WIN64
-; RUN: llc < %s -march=x86    | FileCheck %s -check-prefix=X86-32
+; RUN: llc < %s -mattr=-bmi -mtriple=x86_64-linux | FileCheck %s -check-prefix=X86-64
+; RUN: llc < %s -mattr=-bmi -mtriple=x86_64-win32 | FileCheck %s -check-prefix=WIN64
+; RUN: llc < %s -mattr=-bmi -march=x86    | FileCheck %s -check-prefix=X86-32
 
 ; Use h registers. On x86-64, codegen doesn't support general allocation
 ; of h registers yet, due to x86 encoding complications.

diff --git a/test/CodeGen/X86/h-registers-1.ll b/test/CodeGen/X86/h-registers-1.ll
index 903c4538aba736248e911b3100348f2fec6179c3..9d38172fa91a53aa8fb08bcbc7a30fefe319adea 100644 (file)
--- a/test/CodeGen/X86/h-registers-1.ll
+++ b/test/CodeGen/X86/h-registers-1.ll
@@ -1,4 +1,4 @@
-; RUN: llc < %s -mtriple=x86_64-linux > %t
+; RUN: llc -mattr=-bmi < %s -mtriple=x86_64-linux > %t
 ; RUN: grep "movzbl    %[abcd]h," %t | count 8
 ; RUN: grep "%[abcd]h" %t | not grep "%r[[:digit:]]*d"
 

diff --git a/test/CodeGen/X86/ins_subreg_coalesce-1.ll b/test/CodeGen/X86/ins_subreg_coalesce-1.ll
index bec98a26f15187d3127ad6229021d00e79027bb8..a74e3f20c41a27b8c5d47cbd471c7b7d89aa5b4c 100644 (file)
--- a/test/CodeGen/X86/ins_subreg_coalesce-1.ll
+++ b/test/CodeGen/X86/ins_subreg_coalesce-1.ll
@@ -1,4 +1,4 @@
-; RUN: llc < %s -march=x86 | FileCheck %s
+; RUN: llc < %s -march=x86 -mattr=-bmi | FileCheck %s
 
 define fastcc i32 @t() nounwind  {
 entry: