Fix several accidental DOS line endings in source files

[oota-llvm.git] / test / CodeGen / X86 / x86-32-intrcc.ll

diff --git a/test/CodeGen/X86/x86-32-intrcc.ll b/test/CodeGen/X86/x86-32-intrcc.ll
index 908da3d11206f592e04e0b3a43d495d7b2787f34..99d0044c6de627c87e7ce1352826fbe1114ecd31 100644 (file)
--- a/test/CodeGen/X86/x86-32-intrcc.ll
+++ b/test/CodeGen/X86/x86-32-intrcc.ll
@@ -1,79 +1,79 @@
-; RUN: llc -mtriple=i686-unknown-unknown < %s | FileCheck %s\r
-; RUN: llc -mtriple=i686-unknown-unknown -O0 < %s | FileCheck %s -check-prefix=CHECK0\r
-\r
-%struct.interrupt_frame = type { i32, i32, i32, i32, i32 }\r
-\r
-@llvm.used = appending global [3 x i8*] [i8* bitcast (void (%struct.interrupt_frame*)* @test_isr_no_ecode to i8*), i8* bitcast (void (%struct.interrupt_frame*, i32)* @test_isr_ecode to i8*), i8* bitcast (void (%struct.interrupt_frame*, i32)* @test_isr_clobbers to i8*)], section "llvm.metadata"\r
-\r
-; Spills eax, putting original esp at +4.\r
-; No stack adjustment if declared with no error code\r
-define x86_intrcc void @test_isr_no_ecode(%struct.interrupt_frame* %frame) {\r
-  ; CHECK-LABEL: test_isr_no_ecode:\r
-  ; CHECK: pushl %eax\r
-  ; CHECK: movl 12(%esp), %eax\r
-  ; CHECK: popl %eax\r
-  ; CHECK: iretl\r
-  ; CHECK0-LABEL: test_isr_no_ecode:\r
-  ; CHECK0: pushl %eax\r
-  ; CHECK0: leal 4(%esp), %eax\r
-  ; CHECK0: movl 8(%eax), %eax\r
-  ; CHECK0: popl %eax\r
-  ; CHECK0: iretl\r
-  %pflags = getelementptr inbounds %struct.interrupt_frame, %struct.interrupt_frame* %frame, i32 0, i32 2\r
-  %flags = load i32, i32* %pflags, align 4\r
-  call void asm sideeffect "", "r"(i32 %flags)\r
-  ret void\r
-}\r
-\r
-; Spills eax and ecx, putting original esp at +8. Stack is adjusted up another 4 bytes\r
-; before return, popping the error code.\r
-define x86_intrcc void @test_isr_ecode(%struct.interrupt_frame* %frame, i32 %ecode) {\r
-  ; CHECK-LABEL: test_isr_ecode\r
-  ; CHECK: pushl %ecx\r
-  ; CHECK: pushl %eax\r
-  ; CHECK: movl 8(%esp), %eax\r
-  ; CHECK: movl 20(%esp), %ecx\r
-  ; CHECK: popl %eax\r
-  ; CHECK: popl %ecx\r
-  ; CHECK: addl $4, %esp\r
-  ; CHECK: iretl\r
-  ; CHECK0-LABEL: test_isr_ecode\r
-  ; CHECK0: pushl %ecx\r
-  ; CHECK0: pushl %eax\r
-  ; CHECK0: movl 8(%esp), %eax\r
-  ; CHECK0: leal 12(%esp), %ecx\r
-  ; CHECK0: movl 8(%ecx), %ecx\r
-  ; CHECK0: popl %eax\r
-  ; CHECK0: popl %ecx\r
-  ; CHECK0: addl $4, %esp\r
-  ; CHECK0: iretl\r
-  %pflags = getelementptr inbounds %struct.interrupt_frame, %struct.interrupt_frame* %frame, i32 0, i32 2\r
-  %flags = load i32, i32* %pflags, align 4\r
-  call x86_fastcallcc void asm sideeffect "", "r,r"(i32 %flags, i32 %ecode)\r
-  ret void\r
-}\r
-\r
-; All clobbered registers must be saved\r
-define x86_intrcc void @test_isr_clobbers(%struct.interrupt_frame* %frame, i32 %ecode) {\r
-  call void asm sideeffect "", "~{eax},~{ebx},~{ebp}"()\r
-  ; CHECK-LABEL: test_isr_clobbers\r
-  ; CHECK-SSE-NEXT: pushl %ebp\r
-  ; CHECK-SSE-NEXT: pushl %ebx\r
-  ; CHECK-SSE-NEXT; pushl %eax\r
-  ; CHECK-SSE-NEXT: popl %eax\r
-  ; CHECK-SSE-NEXT: popl %ebx\r
-  ; CHECK-SSE-NEXT: popl %ebp\r
-  ; CHECK-SSE-NEXT: addl $4, %esp\r
-  ; CHECK-SSE-NEXT: iretl\r
-  ; CHECK0-LABEL: test_isr_clobbers\r
-  ; CHECK0-SSE-NEXT: pushl %ebp\r
-  ; CHECK0-SSE-NEXT: pushl %ebx\r
-  ; CHECK0-SSE-NEXT; pushl %eax\r
-  ; CHECK0-SSE-NEXT: popl %eax\r
-  ; CHECK0-SSE-NEXT: popl %ebx\r
-  ; CHECK0-SSE-NEXT: popl %ebp\r
-  ; CHECK0-SSE-NEXT: addl $4, %esp\r
-  ; CHECK0-SSE-NEXT: iretl\r
-  ret void\r
-}\r
-\r
+; RUN: llc -mtriple=i686-unknown-unknown < %s | FileCheck %s
+; RUN: llc -mtriple=i686-unknown-unknown -O0 < %s | FileCheck %s -check-prefix=CHECK0
+
+%struct.interrupt_frame = type { i32, i32, i32, i32, i32 }
+
+@llvm.used = appending global [3 x i8*] [i8* bitcast (void (%struct.interrupt_frame*)* @test_isr_no_ecode to i8*), i8* bitcast (void (%struct.interrupt_frame*, i32)* @test_isr_ecode to i8*), i8* bitcast (void (%struct.interrupt_frame*, i32)* @test_isr_clobbers to i8*)], section "llvm.metadata"
+
+; Spills eax, putting original esp at +4.
+; No stack adjustment if declared with no error code
+define x86_intrcc void @test_isr_no_ecode(%struct.interrupt_frame* %frame) {
+  ; CHECK-LABEL: test_isr_no_ecode:
+  ; CHECK: pushl %eax
+  ; CHECK: movl 12(%esp), %eax
+  ; CHECK: popl %eax
+  ; CHECK: iretl
+  ; CHECK0-LABEL: test_isr_no_ecode:
+  ; CHECK0: pushl %eax
+  ; CHECK0: leal 4(%esp), %eax
+  ; CHECK0: movl 8(%eax), %eax
+  ; CHECK0: popl %eax
+  ; CHECK0: iretl
+  %pflags = getelementptr inbounds %struct.interrupt_frame, %struct.interrupt_frame* %frame, i32 0, i32 2
+  %flags = load i32, i32* %pflags, align 4
+  call void asm sideeffect "", "r"(i32 %flags)
+  ret void
+}
+
+; Spills eax and ecx, putting original esp at +8. Stack is adjusted up another 4 bytes
+; before return, popping the error code.
+define x86_intrcc void @test_isr_ecode(%struct.interrupt_frame* %frame, i32 %ecode) {
+  ; CHECK-LABEL: test_isr_ecode
+  ; CHECK: pushl %ecx
+  ; CHECK: pushl %eax
+  ; CHECK: movl 8(%esp), %eax
+  ; CHECK: movl 20(%esp), %ecx
+  ; CHECK: popl %eax
+  ; CHECK: popl %ecx
+  ; CHECK: addl $4, %esp
+  ; CHECK: iretl
+  ; CHECK0-LABEL: test_isr_ecode
+  ; CHECK0: pushl %ecx
+  ; CHECK0: pushl %eax
+  ; CHECK0: movl 8(%esp), %eax
+  ; CHECK0: leal 12(%esp), %ecx
+  ; CHECK0: movl 8(%ecx), %ecx
+  ; CHECK0: popl %eax
+  ; CHECK0: popl %ecx
+  ; CHECK0: addl $4, %esp
+  ; CHECK0: iretl
+  %pflags = getelementptr inbounds %struct.interrupt_frame, %struct.interrupt_frame* %frame, i32 0, i32 2
+  %flags = load i32, i32* %pflags, align 4
+  call x86_fastcallcc void asm sideeffect "", "r,r"(i32 %flags, i32 %ecode)
+  ret void
+}
+
+; All clobbered registers must be saved
+define x86_intrcc void @test_isr_clobbers(%struct.interrupt_frame* %frame, i32 %ecode) {
+  call void asm sideeffect "", "~{eax},~{ebx},~{ebp}"()
+  ; CHECK-LABEL: test_isr_clobbers
+  ; CHECK-SSE-NEXT: pushl %ebp
+  ; CHECK-SSE-NEXT: pushl %ebx
+  ; CHECK-SSE-NEXT; pushl %eax
+  ; CHECK-SSE-NEXT: popl %eax
+  ; CHECK-SSE-NEXT: popl %ebx
+  ; CHECK-SSE-NEXT: popl %ebp
+  ; CHECK-SSE-NEXT: addl $4, %esp
+  ; CHECK-SSE-NEXT: iretl
+  ; CHECK0-LABEL: test_isr_clobbers
+  ; CHECK0-SSE-NEXT: pushl %ebp
+  ; CHECK0-SSE-NEXT: pushl %ebx
+  ; CHECK0-SSE-NEXT; pushl %eax
+  ; CHECK0-SSE-NEXT: popl %eax
+  ; CHECK0-SSE-NEXT: popl %ebx
+  ; CHECK0-SSE-NEXT: popl %ebp
+  ; CHECK0-SSE-NEXT: addl $4, %esp
+  ; CHECK0-SSE-NEXT: iretl
+  ret void
+}
+