projects / oota-llvm.git / blobdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | inline | side by side
[WebAssembly] Remove a TODO comment which is no longer needed. NFC.
[oota-llvm.git] / lib / Target / WebAssembly / WebAssemblyInstrMemory.td
diff --git a/lib/Target/WebAssembly/WebAssemblyInstrMemory.td b/lib/Target/WebAssembly/WebAssemblyInstrMemory.td
index dd4c24516224a3865652aa50cb604d07026ba2a2..1a67b0aef4a928732d5c1cfec9d272ab961a8f5e 100644 (file)
--- a/lib/Target/WebAssembly/WebAssemblyInstrMemory.td
+++ b/lib/Target/WebAssembly/WebAssemblyInstrMemory.td
@@ -12,13 +12,6 @@
 ///
 //===----------------------------------------------------------------------===//
 
-/*
- * TODO(jfb): Add the following.
- * 
- * load_global: load the value of a given global variable
- * store_global: store a given value to a given global variable
- */
-
 // FIXME:
 //  - HasAddr64
 //  - WebAssemblyTargetLowering::isLegalAddressingMode
@@ -30,71 +23,87 @@
 // types when loading, and truncate when storing.
 
 // Basic load.
-def LOAD_I32_ : I<(outs Int32:$dst), (ins Int32:$addr),
-                  [(set Int32:$dst, (load Int32:$addr))]>;
-def LOAD_I64_ : I<(outs Int64:$dst), (ins Int32:$addr),
-                  [(set Int64:$dst, (load Int32:$addr))]>;
-def LOAD_F32_ : I<(outs Float32:$dst), (ins Int32:$addr),
-                  [(set Float32:$dst, (load Int32:$addr))]>;
-def LOAD_F64_ : I<(outs Float64:$dst), (ins Int32:$addr),
-                  [(set Float64:$dst, (load Int32:$addr))]>;
+def LOAD_I32_ : I<(outs I32:$dst), (ins I32:$addr),
+                  [(set I32:$dst, (load I32:$addr))]>;
+def LOAD_I64_ : I<(outs I64:$dst), (ins I32:$addr),
+                  [(set I64:$dst, (load I32:$addr))]>;
+def LOAD_F32_ : I<(outs F32:$dst), (ins I32:$addr),
+                  [(set F32:$dst, (load I32:$addr))]>;
+def LOAD_F64_ : I<(outs F64:$dst), (ins I32:$addr),
+                  [(set F64:$dst, (load I32:$addr))]>;
 
 // Extending load.
-def LOAD_SX_I8_I32_  : I<(outs Int32:$dst), (ins Int32:$addr),
-                         [(set Int32:$dst, (sextloadi8 Int32:$addr))]>;
-def LOAD_ZX_I8_I32_  : I<(outs Int32:$dst), (ins Int32:$addr),
-                         [(set Int32:$dst, (zextloadi8 Int32:$addr))]>;
-def LOAD_SX_I16_I32_ : I<(outs Int32:$dst), (ins Int32:$addr),
-                         [(set Int32:$dst, (sextloadi16 Int32:$addr))]>;
-def LOAD_ZX_I16_I32_ : I<(outs Int32:$dst), (ins Int32:$addr),
-                         [(set Int32:$dst, (zextloadi16 Int32:$addr))]>;
-def LOAD_SX_I8_I64_  : I<(outs Int64:$dst), (ins Int32:$addr),
-                         [(set Int64:$dst, (sextloadi8 Int32:$addr))]>;
-def LOAD_ZX_I8_I64_  : I<(outs Int64:$dst), (ins Int32:$addr),
-                         [(set Int64:$dst, (zextloadi8 Int32:$addr))]>;
-def LOAD_SX_I16_I64_ : I<(outs Int64:$dst), (ins Int32:$addr),
-                         [(set Int64:$dst, (sextloadi16 Int32:$addr))]>;
-def LOAD_ZX_I16_I64_ : I<(outs Int64:$dst), (ins Int32:$addr),
-                         [(set Int64:$dst, (zextloadi16 Int32:$addr))]>;
-def LOAD_SX_I32_I64_ : I<(outs Int64:$dst), (ins Int32:$addr),
-                         [(set Int64:$dst, (sextloadi32 Int32:$addr))]>;
-def LOAD_ZX_I32_I64_ : I<(outs Int64:$dst), (ins Int32:$addr),
-                         [(set Int64:$dst, (zextloadi32 Int32:$addr))]>;
+def LOAD_S_i8_I32_  : I<(outs I32:$dst), (ins I32:$addr),
+                        [(set I32:$dst, (sextloadi8 I32:$addr))]>;
+def LOAD_U_i8_I32_  : I<(outs I32:$dst), (ins I32:$addr),
+                        [(set I32:$dst, (zextloadi8 I32:$addr))]>;
+def LOAD_S_i16_I32_ : I<(outs I32:$dst), (ins I32:$addr),
+                        [(set I32:$dst, (sextloadi16 I32:$addr))]>;
+def LOAD_U_i16_I32_ : I<(outs I32:$dst), (ins I32:$addr),
+                        [(set I32:$dst, (zextloadi16 I32:$addr))]>;
+def LOAD_S_i8_I64_  : I<(outs I64:$dst), (ins I32:$addr),
+                        [(set I64:$dst, (sextloadi8 I32:$addr))]>;
+def LOAD_U_i8_I64_  : I<(outs I64:$dst), (ins I32:$addr),
+                        [(set I64:$dst, (zextloadi8 I32:$addr))]>;
+def LOAD_S_i16_I64_ : I<(outs I64:$dst), (ins I32:$addr),
+                        [(set I64:$dst, (sextloadi16 I32:$addr))]>;
+def LOAD_U_i16_I64_ : I<(outs I64:$dst), (ins I32:$addr),
+                        [(set I64:$dst, (zextloadi16 I32:$addr))]>;
+def LOAD_S_I32_I64_ : I<(outs I64:$dst), (ins I32:$addr),
+                        [(set I64:$dst, (sextloadi32 I32:$addr))]>;
+def LOAD_U_I32_I64_ : I<(outs I64:$dst), (ins I32:$addr),
+                        [(set I64:$dst, (zextloadi32 I32:$addr))]>;
 
 // "Don't care" extending load become zero-extending load.
-def : Pat<(i32 (extloadi8 Int32:$addr)),  (LOAD_ZX_I8_I32_ $addr)>;
-def : Pat<(i32 (extloadi16 Int32:$addr)), (LOAD_ZX_I16_I32_ $addr)>;
-def : Pat<(i64 (extloadi8 Int32:$addr)),  (LOAD_ZX_I8_I64_ $addr)>;
-def : Pat<(i64 (extloadi16 Int32:$addr)), (LOAD_ZX_I16_I64_ $addr)>;
-def : Pat<(i64 (extloadi32 Int32:$addr)), (LOAD_ZX_I32_I64_ $addr)>;
+def : Pat<(i32 (extloadi8 I32:$addr)),  (LOAD_U_i8_I32_ $addr)>;
+def : Pat<(i32 (extloadi16 I32:$addr)), (LOAD_U_i16_I32_ $addr)>;
+def : Pat<(i64 (extloadi8 I32:$addr)),  (LOAD_U_i8_I64_ $addr)>;
+def : Pat<(i64 (extloadi16 I32:$addr)), (LOAD_U_i16_I64_ $addr)>;
+def : Pat<(i64 (extloadi32 I32:$addr)), (LOAD_U_I32_I64_ $addr)>;
 
 // Basic store.
 // Note: WebAssembly inverts SelectionDAG's usual operand order.
-def STORE_I32_  : I<(outs), (ins Int32:$addr, Int32:$val),
-                    [(store Int32:$val, Int32:$addr)]>;
-def STORE_I64_  : I<(outs), (ins Int32:$addr, Int64:$val),
-                    [(store Int64:$val, Int32:$addr)]>;
-def STORE_F32_  : I<(outs), (ins Int32:$addr, Float32:$val),
-                    [(store Float32:$val, Int32:$addr)]>;
-def STORE_F64_  : I<(outs), (ins Int32:$addr, Float64:$val),
-                    [(store Float64:$val, Int32:$addr)]>;
+def STORE_I32_  : I<(outs), (ins I32:$addr, I32:$val),
+                    [(store i32:$val, I32:$addr)]>;
+def STORE_I64_  : I<(outs), (ins I32:$addr, I64:$val),
+                    [(store i64:$val, I32:$addr)]>;
+def STORE_F32_  : I<(outs), (ins I32:$addr, F32:$val),
+                    [(store f32:$val, I32:$addr)]>;
+def STORE_F64_  : I<(outs), (ins I32:$addr, F64:$val),
+                    [(store f64:$val, I32:$addr)]>;
 
 // Truncating store.
-def STORE_I8_I32  : I<(outs), (ins Int32:$addr, Int32:$val),
-                      [(truncstorei8 Int32:$val, Int32:$addr)]>;
-def STORE_I16_I32 : I<(outs), (ins Int32:$addr, Int32:$val),
-                      [(truncstorei16 Int32:$val, Int32:$addr)]>;
-def STORE_I8_I64  : I<(outs), (ins Int32:$addr, Int64:$val),
-                      [(truncstorei8 Int64:$val, Int32:$addr)]>;
-def STORE_I16_I64 : I<(outs), (ins Int32:$addr, Int64:$val),
-                      [(truncstorei16 Int64:$val, Int32:$addr)]>;
-def STORE_I32_I64 : I<(outs), (ins Int32:$addr, Int64:$val),
-                      [(truncstorei32 Int64:$val, Int32:$addr)]>;
+def STORE_i8_I32  : I<(outs), (ins I32:$addr, I32:$val),
+                      [(truncstorei8 I32:$val, I32:$addr)]>;
+def STORE_i16_I32 : I<(outs), (ins I32:$addr, I32:$val),
+                      [(truncstorei16 I32:$val, I32:$addr)]>;
+def STORE_i8_I64  : I<(outs), (ins I32:$addr, I64:$val),
+                      [(truncstorei8 I64:$val, I32:$addr)]>;
+def STORE_i16_I64 : I<(outs), (ins I32:$addr, I64:$val),
+                      [(truncstorei16 I64:$val, I32:$addr)]>;
+def STORE_I32_I64 : I<(outs), (ins I32:$addr, I64:$val),
+                      [(truncstorei32 I64:$val, I32:$addr)]>;
 
 // Page size.
-def page_size_I32 : I<(outs Int32:$dst), (ins),
-                      [(set Int32:$dst, (int_wasm_page_size))]>,
+def page_size_I32 : I<(outs I32:$dst), (ins),
+                      [(set I32:$dst, (int_wasm_page_size))]>,
                     Requires<[HasAddr32]>;
-def page_size_I64 : I<(outs Int64:$dst), (ins),
-                      [(set Int64:$dst, (int_wasm_page_size))]>,
+def page_size_I64 : I<(outs I64:$dst), (ins),
+                      [(set I64:$dst, (int_wasm_page_size))]>,
                     Requires<[HasAddr64]>;
+
+// Memory size.
+def memory_size_I32 : I<(outs I32:$dst), (ins),
+                        [(set I32:$dst, (int_wasm_memory_size))]>,
+                      Requires<[HasAddr32]>;
+def memory_size_I64 : I<(outs I64:$dst), (ins),
+                        [(set I64:$dst, (int_wasm_memory_size))]>,
+                      Requires<[HasAddr64]>;
+
+// Resize memory.
+def resize_memory_I32 : I<(outs), (ins I32:$delta),
+                          [(int_wasm_resize_memory I32:$delta)]>,
+                        Requires<[HasAddr32]>;
+def resize_memory_I64 : I<(outs), (ins I64:$delta),
+                          [(int_wasm_resize_memory I64:$delta)]>,
+                        Requires<[HasAddr64]>;
C/C++ LLVM-based compilers that forbids OOTA behaviors