2 * Copyright (c) 2016 Fuzhou Rockchip Electronics Co., Ltd
4 * This file is dual-licensed: you can use it either under the terms
5 * of the GPL or the X11 license, at your option. Note that this dual
6 * licensing only applies to this file, and not this project as a
9 * a) This file is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of the
12 * License, or (at your option) any later version.
14 * This file is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
21 * b) Permission is hereby granted, free of charge, to any person
22 * obtaining a copy of this software and associated documentation
23 * files (the "Software"), to deal in the Software without
24 * restriction, including without limitation the rights to use,
25 * copy, modify, merge, publish, distribute, sublicense, and/or
26 * sell copies of the Software, and to permit persons to whom the
27 * Software is furnished to do so, subject to the following
30 * The above copyright notice and this permission notice shall be
31 * included in all copies or substantial portions of the Software.
33 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
34 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
35 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
36 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
37 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
38 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
39 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
40 * OTHER DEALINGS IN THE SOFTWARE.
43 #include <dt-bindings/pwm/pwm.h>
44 #include "rk3399.dtsi"
45 #include "rk3399-opp.dtsi"
48 compatible = "rockchip,rk3399-evb", "rockchip,rk3399";
50 vcc3v3_sys: vcc3v3-sys {
51 compatible = "regulator-fixed";
52 regulator-name = "vcc3v3_sys";
55 regulator-min-microvolt = <3300000>;
56 regulator-max-microvolt = <3300000>;
59 vcc5v0_host: vcc5v0-host-regulator {
60 compatible = "regulator-fixed";
62 gpio = <&gpio4 25 GPIO_ACTIVE_HIGH>;
63 pinctrl-names = "default";
64 pinctrl-0 = <&host_vbus_drv>;
65 regulator-name = "vcc5v0_host";
68 backlight: backlight {
69 compatible = "pwm-backlight";
70 pwms = <&pwm0 0 25000 0>;
74 16 17 18 19 20 21 22 23
75 24 25 26 27 28 29 30 31
76 32 33 34 35 36 37 38 39
77 40 41 42 43 44 45 46 47
78 48 49 50 51 52 53 54 55
79 56 57 58 59 60 61 62 63
80 64 65 66 67 68 69 70 71
81 72 73 74 75 76 77 78 79
82 80 81 82 83 84 85 86 87
83 88 89 90 91 92 93 94 95
84 96 97 98 99 100 101 102 103
85 104 105 106 107 108 109 110 111
86 112 113 114 115 116 117 118 119
87 120 121 122 123 124 125 126 127
88 128 129 130 131 132 133 134 135
89 136 137 138 139 140 141 142 143
90 144 145 146 147 148 149 150 151
91 152 153 154 155 156 157 158 159
92 160 161 162 163 164 165 166 167
93 168 169 170 171 172 173 174 175
94 176 177 178 179 180 181 182 183
95 184 185 186 187 188 189 190 191
96 192 193 194 195 196 197 198 199
97 200 201 202 203 204 205 206 207
98 208 209 210 211 212 213 214 215
99 216 217 218 219 220 221 222 223
100 224 225 226 227 228 229 230 231
101 232 233 234 235 236 237 238 239
102 240 241 242 243 244 245 246 247
103 248 249 250 251 252 253 254 255>;
104 default-brightness-level = <200>;
107 clkin_gmac: external-gmac-clock {
108 compatible = "fixed-clock";
109 clock-frequency = <125000000>;
110 clock-output-names = "clkin_gmac";
114 vcc_phy: vcc-phy-regulator {
115 compatible = "regulator-fixed";
116 regulator-name = "vcc_phy";
122 compatible = "rockchip,rk3399-io-voltage-domain";
123 rockchip,grf = <&grf>;
125 bt656-supply = <&vcc1v8_dvp>;
126 audio-supply = <&vcca1v8_codec>;
127 sdmmc-supply = <&vcc_sd>;
128 gpio1830-supply = <&vcc_3v0>;
132 compatible = "rockchip,rk3399-pmu-io-voltage-domain";
133 rockchip,grf = <&pmugrf>;
135 pmu1830-supply = <&vcc1v8_pmu>;
139 compatible = "simple-audio-card";
140 simple-audio-card,format = "i2s";
141 simple-audio-card,name = "rockchip,es8316-codec";
142 simple-audio-card,mclk-fs = <256>;
143 simple-audio-card,widgets =
144 "Microphone", "Mic Jack",
145 "Headphone", "Headphone Jack";
146 simple-audio-card,routing =
147 "Mic Jack", "MICBIAS1",
149 "Headphone Jack", "HPOL",
150 "Headphone Jack", "HPOR";
151 simple-audio-card,cpu {
154 simple-audio-card,codec {
155 sound-dai = <&es8316>;
159 hdmi_sound: hdmi-sound {
161 compatible = "simple-audio-card";
162 simple-audio-card,format = "i2s";
163 simple-audio-card,mclk-fs = <256>;
164 simple-audio-card,name = "rockchip,hdmi";
165 simple-audio-card,cpu {
168 simple-audio-card,codec {
169 sound-dai = <&dw_hdmi_audio>;
173 dw_hdmi_audio: dw-hdmi-audio {
175 compatible = "rockchip,dw-hdmi-audio";
176 #sound-dai-cells = <0>;
179 spdif_sound: spdif-sound {
181 compatible = "simple-audio-card";
182 simple-audio-card,name = "ROCKCHIP,SPDIF";
183 simple-audio-card,cpu {
184 sound-dai = <&spdif>;
186 simple-audio-card,codec {
187 sound-dai = <&spdif_out>;
191 spdif_out: spdif-out {
193 compatible = "linux,spdif-dit";
194 #sound-dai-cells = <0>;
197 sdio_pwrseq: sdio-pwrseq {
198 compatible = "mmc-pwrseq-simple";
200 clock-names = "ext_clock";
201 pinctrl-names = "default";
202 pinctrl-0 = <&wifi_enable_h>;
205 * On the module itself this is one of these (depending
206 * on the actual card populated):
207 * - SDIO_RESET_L_WL_REG_ON
208 * - PDN (power down when low)
210 reset-gpios = <&gpio0 10 GPIO_ACTIVE_LOW>; /* GPIO0_B2 */
214 compatible = "wlan-platdata";
215 rockchip,grf = <&grf>;
216 wifi_chip_type = "ap6354";
218 WIFI,host_wake_irq = <&gpio0 3 GPIO_ACTIVE_HIGH>; /* GPIO0_a3 */
223 compatible = "bluetooth-platdata";
225 clock-names = "ext_clock";
226 //wifi-bt-power-toggle;
227 uart_rts_gpios = <&gpio2 19 GPIO_ACTIVE_LOW>; /* GPIO2_C3 */
228 pinctrl-names = "default", "rts_gpio";
229 pinctrl-0 = <&uart0_rts>;
230 pinctrl-1 = <&uart0_gpios>;
231 //BT,power_gpio = <&gpio3 19 GPIO_ACTIVE_HIGH>; /* GPIOx_xx */
232 BT,reset_gpio = <&gpio0 9 GPIO_ACTIVE_HIGH>; /* GPIO0_B1 */
233 BT,wake_gpio = <&gpio2 26 GPIO_ACTIVE_HIGH>; /* GPIO2_D2 */
234 BT,wake_host_irq = <&gpio0 4 GPIO_ACTIVE_HIGH>; /* GPIO0_A4 */
244 cpu-supply = <&vdd_cpu_l>;
248 cpu-supply = <&vdd_cpu_l>;
252 cpu-supply = <&vdd_cpu_l>;
256 cpu-supply = <&vdd_cpu_l>;
260 cpu-supply = <&vdd_cpu_b>;
264 cpu-supply = <&vdd_cpu_b>;
269 mali-supply = <&vdd_gpu>;
273 clock-frequency = <150000000>;
274 clock-freq-min-max = <400000 150000000>;
282 vqmmc-supply = <&vcc_sd>;
283 pinctrl-names = "default";
284 pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_cd &sdmmc_bus4>;
289 clock-frequency = <150000000>;
290 clock-freq-min-max = <200000 150000000>;
296 keep-power-in-suspend;
297 mmc-pwrseq = <&sdio_pwrseq>;
300 pinctrl-names = "default";
301 pinctrl-0 = <&sdio0_bus4 &sdio0_cmd &sdio0_clk>;
307 freq-sel = <200000000>;
319 center-supply = <&vdd_center>;
321 downdifferential = <40>;
329 keep-power-in-suspend;
330 mmc-hs400-enhanced-strobe;
336 rockchip,i2s-broken-burst-len;
337 rockchip,playback-channels = <8>;
338 rockchip,capture-channels = <8>;
339 #sound-dai-cells = <0>;
343 #sound-dai-cells = <0>;
347 #sound-dai-cells = <0>;
352 i2c-scl-rising-time-ns = <450>;
353 i2c-scl-falling-time-ns = <15>;
358 i2c-scl-rising-time-ns = <300>;
359 i2c-scl-falling-time-ns = <15>;
362 #sound-dai-cells = <0>;
363 compatible = "everest,es8316";
365 clocks = <&cru SCLK_I2S_8CH_OUT>;
366 clock-names = "mclk";
367 spk-con-gpio = <&gpio0 11 GPIO_ACTIVE_HIGH>;
368 hp-det-gpio = <&gpio4 28 GPIO_ACTIVE_LOW>;
374 i2c-scl-rising-time-ns = <600>;
375 i2c-scl-falling-time-ns = <20>;
378 compatible = "goodix,gt9xx";
380 touch-gpio = <&gpio1 20 IRQ_TYPE_LEVEL_LOW>;
381 reset-gpio = <&gpio4 22 GPIO_ACTIVE_HIGH>;
385 tp-supply = <&vcc3v0_tp>;
388 gsl3673: gsl3673@40 {
389 compatible = "GSL,GSL3673";
391 screen_max_x = <1536>;
392 screen_max_y = <2048>;
393 irq_gpio_number = <&gpio1 20 IRQ_TYPE_LEVEL_LOW>;
394 rst_gpio_number = <&gpio4 22 GPIO_ACTIVE_HIGH>;
403 ep-gpios = <&gpio3 13 GPIO_ACTIVE_HIGH>;
405 pinctrl-names = "default";
406 pinctrl-0 = <&pcie_clkreqn>;
421 rockchip,hw-tshut-mode = <1>; /* tshut mode 0:CRU 1:GPIO */
422 rockchip,hw-tshut-polarity = <1>; /* tshut polarity 0:LOW 1:HIGH */
430 u2phy0_otg: otg-port {
434 u2phy0_host: host-port {
435 phy-supply = <&vcc5v0_host>;
444 u2phy1_otg: otg-port {
448 u2phy1_host: host-port {
449 phy-supply = <&vcc5v0_host>;
455 pinctrl-names = "default";
456 pinctrl-0 = <&uart0_xfer &uart0_cts>;
503 phy-supply = <&vcc_phy>;
505 clock_in_out = "input";
506 snps,reset-gpio = <&gpio3 15 GPIO_ACTIVE_LOW>;
507 snps,reset-active-low;
508 snps,reset-delays-us = <0 10000 50000>;
509 assigned-clocks = <&cru SCLK_RMII_SRC>;
510 assigned-clock-parents = <&clkin_gmac>;
511 pinctrl-names = "default";
512 pinctrl-0 = <&rgmii_pins>;
524 wifi_enable_h: wifi-enable-h {
525 rockchip,pins = <0 10 RK_FUNC_GPIO &pcfg_pull_none>;
530 uart0_gpios: uart0-gpios {
531 rockchip,pins = <2 19 RK_FUNC_GPIO &pcfg_pull_none>;
536 pmic_int_l: pmic-int-l {
538 <1 21 RK_FUNC_GPIO &pcfg_pull_up>;
541 pmic_dvs2: pmic-dvs2 {
543 <1 18 RK_FUNC_GPIO &pcfg_pull_down>;
545 vsel1_gpio: vsel1-gpio {
547 <1 17 RK_FUNC_GPIO &pcfg_pull_down>;
549 vsel2_gpio: vsel2-gpio {
551 <1 14 RK_FUNC_GPIO &pcfg_pull_down>;
556 host_vbus_drv: host-vbus-drv {
558 <4 25 RK_FUNC_GPIO &pcfg_pull_none>;
563 fusb0_int: fusb0-int {
564 rockchip,pins = <1 2 RK_FUNC_GPIO &pcfg_pull_up>;
567 fusb1_int: fusb1-int {
568 rockchip,pins = <1 24 RK_FUNC_GPIO &pcfg_pull_up>;