Provide initial implementations of Memory and Process concepts for various