[NVPTX] Fix case where a sext load of an i1 type may produce an
[oota-llvm.git] / test / CodeGen / NVPTX / vector-loads.ll
2013-03-20 Justin HolewinskiPropagate DAG node ordering during type legalization...
2013-02-12 Justin Holewinski[NVPTX] Disable vector registers