R600/SI: Pattern match isinf to v_cmp_class instructions
[oota-llvm.git] / lib / Target / R600 /
2015-01-06 Matt ArsenaultR600/SI: Pattern match isinf to v_cmp_class instructions
2015-01-06 Matt ArsenaultR600/SI: Add basic DAG combines for fp_class
2015-01-06 Matt ArsenaultR600/SI: Add class intrinsic
2015-01-06 Tom StellardR600/SI: Insert s_waitcnt before s_barrier instructions.
2015-01-06 Tom StellardR600/SI: Fix dependency calculation for DS writes instr...
2015-01-06 Tom StellardR600/SI: Add a stub GCNTargetMachine
2015-01-06 Tom StellardR600/SI: Remove MachineFunction dump from AsmPrinter
2015-01-06 Lang HamesRevert r225048: It broke ObjC on AArch64.
2015-01-03 Craig TopperMinor cleanup to all the switches after MatchInstructio...
2014-12-31 Rafael EspindolaAdd r224985 back with a fix.
2014-12-31 Rafael EspindolaRevert "Remove doesSectionRequireSymbols."
2014-12-30 Rafael EspindolaRemove doesSectionRequireSymbols.
2014-12-21 Matt ArsenaultEnable (sext x) == C --> x == (trunc C) combine
2014-12-19 Matt ArsenaultR600: Remove outdated comment
2014-12-19 Matt ArsenaultR600/SI: Only form min/max with 1 use.
2014-12-19 Tom StellardR600/SI: isLegalOperand() shouldn't check constant...
2014-12-19 Tom StellardR600/SI: Make sure non-inline constants aren't folded...
2014-12-17 Matt ArsenaultR600/SI: Fix f64 inline immediates
2014-12-12 Matt ArsenaultR600: Fix min/max matching problems with unordered...
2014-12-12 Matt ArsenaultR600/SI: fmin/fmax_legacy are not associative
2014-12-12 Matt ArsenaultR600/SI: Don't promote f32 select to i32
2014-12-12 Matt ArsenaultAdd target hook for whether it is profitable to reduce...
2014-12-11 Matt ArsenaultR600/SI: Handle physical registers in getOpRegClass
2014-12-11 Matt ArsenaultR600/SI: Don't verify constant bus usage of flag ops
2014-12-11 Matt ArsenaultR600/SI: Use unordered equal instructions
2014-12-11 Matt ArsenaultR600/SI: Make more unordered comparisons legal
2014-12-11 Matt ArsenaultR600/SI: Use unordered not equal instructions
2014-12-11 Matthias Braun[CodeGen] Add print and verify pass after each MachineF...
2014-12-11 Rafael EspindolaThis reverts commit r224043 and r224042.
2014-12-11 Matthias Braun[CodeGen] Add print and verify pass after each MachineF...
2014-12-10 Marek OlsakR600/SI: Use getTargetConstant in AdjustRegClass
2014-12-09 Tom StellardR600/SI: Set MayStore = 0 on MUBUF loads
2014-12-09 Tom StellardR600/SI: Move setting of the lds bit to the base MUBUF...
2014-12-08 Matt ArsenaultR600/SI: Move continue after checking s_mov_b32.
2014-12-07 Marek OlsakR600/SI: Disable VMEM and SMEM clauses by breaking...
2014-12-07 Marek OlsakR600/SI: Set 20-bit immediate byte offset for SMRD...
2014-12-07 Marek OlsakR600/SI: Update instruction conversions for VI
2014-12-07 Marek OlsakR600/SI: Add VI instructions
2014-12-07 Marek OlsakR600/SI: Add SCC Defs/Uses to SOP1 and SOP2 opcodes
2014-12-06 Tom StellardR600/SI: Restore PrivateGlobalPrefix to the default...
2014-12-04 Matt ArsenaultAllow target to specify prefix for labels
2014-12-03 Tom StellardR600/SI: Move SIInsertWaits into AMDGPUPassConfig:...
2014-12-03 Tom StellardR600/SI: Don't run SI passes on R600 subtargets
2014-12-03 Aaron BallmanSilencing a 32-bit implicit conversion warning in MSVC...
2014-12-03 Matt ArsenaultR600/SI: Fix SIFixSGPRCopies for copies to physical...
2014-12-03 Matt ArsenaultR600/SI: Remove incorrect assertion
2014-12-03 Matt ArsenaultR600/SI: Remove i1 pseudo VALU ops
2014-12-03 Matt ArsenaultR600/SI: Fix suspicious indexing
2014-12-03 Matt ArsenaultR600/SI: Fix running SILowerI1Copies a second time
2014-12-03 Matt ArsenaultR600/SI: Fix live range error hidden by SIFoldOperands
2014-12-03 Tom StellardR600/SI: Enable inline assembly
2014-12-03 Matt ArsenaultR600/SI: Change mubuf offsets to print as decimal
2014-12-02 Tom StellardR600/SI: Emit amd_kernel_code_t header for AMDGPU envir...
2014-12-02 Tom StellardR600/SI: Move more information into SIProgramInfo struct
2014-12-02 Tom StellardR600/SI: Refactor AMDGPUAsmPrinter::EmitProgramInfoSI()
2014-12-02 Tom StellardR600/SI: Set correct number of user sgprs for HSA runtime
2014-12-02 Tom StellardR600/SI: Set the ATC bit on all resource descriptors...
2014-12-01 Matt ArsenaultR600/SI: Various instruction format bit test cleanups
2014-11-28 Matt ArsenaultR600/SI: Fix assertion on sign extend of 3 vectors
2014-11-26 Matt ArsenaultR600/SI: Use ZeroOrNegativeOneBooleanContent
2014-11-26 Matt ArsenaultR600/SI: Create e64 versions of and/or/xor in SILowerI1...
2014-11-26 Craig TopperReplace neverHasSideEffects=1 with hasSideEffects=0...
2014-11-25 Matt ArsenaultR600/SI: Only use one DEBUG()
2014-11-25 Chandler CarruthRevert r222746: That commit did not update any tests...
2014-11-25 Marek OlsakR600/SI: Disable commutativity for MIN/MAX_LEGACY
2014-11-25 Matt ArsenaultR600/SI: Fix allocating flat_scr_lo / flat_scr_hi
2014-11-24 Aaron BallmanRemoving a variable that is initialized but never read...
2014-11-23 Matt ArsenaultR600: Fix extloads of i1 on R600/Evergreen
2014-11-23 Matt ArsenaultR600: Fix assert on copy of an i1 on pre-SI
2014-11-21 Tom StellardR600/SI: Add an s_mov_b32 to patterns which use the...
2014-11-21 Tom StellardR600/SI: Emit s_mov_b32 m0, -1 before every DS instruction
2014-11-21 Tom StellardR600/SI: Add SIFoldOperands pass
2014-11-21 Tom StellardR600/SI: Mark s_mov_b32 and s_mov_b64 as rematerializable
2014-11-19 Tom StellardR600/SI: Make SIInstrInfo::isOperandLegal() more strict
2014-11-19 Matt ArsenaultR600/SI: Implement areMemAccessesTriviallyDisjoint
2014-11-18 Matt ArsenaultR600/SI: Set hasSideEffects = 0 on load and store instr...
2014-11-18 Matt ArsenaultR600/SI: Move SIFixSGPRCopies to inst selector passes
2014-11-18 Tom StellardR600/SI: Make sure resource descriptors are always...
2014-11-17 Matt ArsenaultR600/SI: Don't copy flags when extracting subreg
2014-11-17 Matt ArsenaultR600/SI: Assume SIFixSGPRCopies makes changes
2014-11-16 Craig TopperConvert some EVTs to MVTs where only a SimpleValueType...
2014-11-15 Matt ArsenaultR600: Permute operands when selecting legacy min/max
2014-11-15 Tom StellardR600: Fix 64-bit integer division
2014-11-15 Tom StellardR600: Factor i64 UDIVREM lowering into its own fuction
2014-11-14 Tom StellardR600/SI: Mark s_movk_i32 as rematerializable
2014-11-14 Tom StellardR600/SI: Fix spilling of m0 register
2014-11-14 Matt ArsenaultR600/SI: Combine min3/max3 instructions
2014-11-14 Matt ArsenaultR600/SI: Fix verifier error from a branch on IMPLICIT_DEF
2014-11-14 Matt ArsenaultFix unused variable warning without asserts
2014-11-14 Matt ArsenaultR600/SI: Match integer min / max instructions
2014-11-14 Matt ArsenaultR600/SI: Use S_BFE_I64 for 64-bit sext_inreg
2014-11-14 Tom StellardR600/SI: Fix assembly names for exec_hi and exec_lo
2014-11-14 Tom StellardR600/SI: Start implementing an assembler
2014-11-14 Matt ArsenaultR600/SI: Make constant array static
2014-11-13 Matt ArsenaultR600/SI: Fix fmin_legacy / fmax_legacy matching for SI
2014-11-13 Aditya NandakumarWe can get the TLOF from the TargetMachine - so constru...
2014-11-13 Matt ArsenaultR600/SI: Use s_movk_i32
2014-11-13 Matt ArsenaultR600/SI: Fix definition for s_cselect_b32
2014-11-13 Matt ArsenaultR600: Fix assert on empty function
2014-11-13 Matt ArsenaultR600: Error on initializer for LDS.
next