With -neon-reg-sequence, models forming a Q register from a pair of consecutive D...
[oota-llvm.git] / lib / Target / ARM / Thumb1RegisterInfo.h
2010-03-09 Jim GrosbachChange the Value argument to eliminateFrameIndex to...
2009-11-07 Jim Grosbach80-column cleanup of file header comments
2009-10-28 Jim GrosbachCleanup now that frame index scavenging via post-pass...
2009-10-21 Jim GrosbachMissing piece of the ARM frame index post-scavenging...
2009-10-20 Jim GrosbachNow that all ARM subtargets use frame index scavenging...
2009-10-19 Jim GrosbachAdjust the scavenge register spilling to allow the...
2009-10-08 Jim GrosbachRe-enable register scavenging in Thumb1 by default.
2009-10-07 Jim Grosbachreverting thumb1 scavenging default due to test failure...
2009-10-07 Jim GrosbachEnable thumb1 register scavenging by default.
2009-10-07 Jim GrosbachAdd register-reuse to frame-index register scavenging...
2009-10-05 Jim GrosbachIn Thumb1, the register scavenger is not always able...
2009-08-11 Owen AndersonSplit EVT into MVT and EVT, the former representing...
2009-08-10 Owen AndersonRename MVT to EVT, in preparation for splitting SimpleV...
2009-07-28 Evan Cheng- More refactoring. This gets rid of all of the getOpco...
2009-07-26 Evan ChengRefactor. Get rid of a few more getOpcode() calls.
2009-07-24 David GoodwinCorrectly handle the Thumb-2 imm8 addrmode. Specialize...
2009-07-16 Evan ChengLet callers decide the sub-register index on the def...
2009-07-08 David GoodwinGeneralize opcode selection in ARMBaseRegisterInfo.
2009-07-08 David GoodwinPush methods into base class in preparation for sharing.
2009-07-02 David GoodwinCheckpoint refactoring of ThumbInstrInfo and ThumbRegis...