- Add TargetInstrInfo::getOperandLatency() to compute operand latencies. This
[oota-llvm.git] / lib / Target / ARM / ARMScheduleV6.td
2010-10-06 Evan Cheng- Add TargetInstrInfo::getOperandLatency() to compute...
2010-09-30 Evan ChengARM instruction itinerary fixes:
2010-09-29 Evan ChengSeparate itinerary classes for mvn from mov; for tst...
2010-09-29 Evan ChengAssign bitwise binary instructions different itinerary...
2010-09-28 Evan ChengAdd support to model pipeline bypass / forwarding.
2010-09-25 Evan ChengRemove a unused instruction itinerary class.
2010-09-25 Evan ChengFix zero and sign extension instructions scheduling...
2010-09-24 Evan ChengMore pseudo instruction scheduling itinerary fixes.
2010-09-09 Evan ChengFor each instruction itinerary class, specify the numbe...
2010-06-02 Jim GrosbachClean up 80 column violations. No functional change.
2010-04-18 Anton KorobeynikovMake processor FUs unique for given itinerary. This...
2009-11-18 David GoodwinAdd ARMv6 itineraries.
2009-09-23 David GoodwinCheckpoint NEON scheduling itineraries.
2009-09-21 David GoodwinAdd Cortex-A8 VFP model.
2009-08-19 David GoodwinUpdate Cortex-A8 instruction itineraries for integer...
2009-08-15 Evan ChengTurn on if-conversion for thumb2.
2009-08-13 David GoodwinFinalize itineraries for cortex-a8 integer multiply
2009-08-11 David GoodwinAllow a zero cycle stage to reserve/require a FU withou...
2009-08-10 David GoodwinCheckpoint scheduling itinerary changes.
2009-07-21 Evan ChengFix comment.
2009-06-19 Evan ChengLatency information for ARM v6. It's rough and not...