-//===-- X86/Printer.cpp - Convert X86 code to human readable rep. ---------===//
+//===-- X86AsmPrinter.cpp - Convert X86 LLVM IR to X86 assembly -----------===//
//
-// This file contains a printer that converts from our internal representation
-// of LLVM code to a nice human readable form that is suitable for debuggging.
+// The LLVM Compiler Infrastructure
+//
+// This file was developed by the LLVM research group and is distributed under
+// the University of Illinois Open Source License. See LICENSE.TXT for details.
+//
+//===----------------------------------------------------------------------===//
+//
+// This file the shared super class printer that converts from our internal
+// representation of machine-dependent LLVM code to Intel and AT&T format
+// assembly language.
+// This printer is the output mechanism used by `llc'.
//
//===----------------------------------------------------------------------===//
+#include "X86ATTAsmPrinter.h"
+#include "X86IntelAsmPrinter.h"
#include "X86.h"
-#include "X86InstrInfo.h"
-#include "llvm/Pass.h"
-#include "llvm/Function.h"
-#include "llvm/Target/TargetMachine.h"
-#include "llvm/CodeGen/MachineFunction.h"
-#include "llvm/CodeGen/MachineInstr.h"
-
-namespace {
- struct Printer : public FunctionPass {
- TargetMachine &TM;
- std::ostream &O;
-
- Printer(TargetMachine &tm, std::ostream &o) : TM(tm), O(o) {}
-
- bool runOnFunction(Function &F);
- };
-}
-
-/// createX86CodePrinterPass - Print out the specified machine code function to
-/// the specified stream. This function should work regardless of whether or
-/// not the function is in SSA form or not.
-///
-Pass *createX86CodePrinterPass(TargetMachine &TM, std::ostream &O) {
- return new Printer(TM, O);
-}
-
-
-/// runOnFunction - This uses the X86InstructionInfo::print method
-/// to print assembly for each instruction.
-bool Printer::runOnFunction (Function & F)
-{
- static unsigned bbnumber = 0;
- MachineFunction & MF = MachineFunction::get (&F);
- const MachineInstrInfo & MII = TM.getInstrInfo ();
-
- O << "; x86 printing only sorta implemented so far!\n";
-
- // Print out labels for the function.
- O << "\t.globl\t" << F.getName () << "\n";
- O << "\t.type\t" << F.getName () << ", @function\n";
- O << F.getName () << ":\n";
-
- // Print out code for the function.
- for (MachineFunction::const_iterator bb_i = MF.begin (), bb_e = MF.end ();
- bb_i != bb_e; ++bb_i)
- {
- // Print a label for the basic block.
- O << ".BB" << bbnumber++ << ":\n";
- for (MachineBasicBlock::const_iterator i_i = bb_i->begin (), i_e =
- bb_i->end (); i_i != i_e; ++i_i)
- {
- // Print the assembly for the instruction.
- O << "\t";
- MII.print(*i_i, O, TM);
- }
- }
+#include "llvm/Module.h"
+#include "llvm/Type.h"
+#include "llvm/Assembly/Writer.h"
+#include "llvm/CodeGen/MachineConstantPool.h"
+#include "llvm/Support/Mangler.h"
+#include "llvm/Support/CommandLine.h"
+using namespace llvm;
+using namespace x86;
+
+Statistic<> llvm::x86::EmittedInsts("asm-printer",
+ "Number of machine instrs printed");
+
+enum AsmWriterFlavorTy { att, intel };
+cl::opt<AsmWriterFlavorTy>
+AsmWriterFlavor("x86-asm-syntax",
+ cl::desc("Choose style of code to emit from X86 backend:"),
+ cl::values(
+ clEnumVal(att, " Emit AT&T-style assembly"),
+ clEnumVal(intel, " Emit Intel-style assembly"),
+ clEnumValEnd),
+ cl::init(att));
+
+/// doInitialization
+bool X86SharedAsmPrinter::doInitialization(Module& M) {
+ bool leadingUnderscore = false;
+ forCygwin = false;
+ const std::string& TT = M.getTargetTriple();
+ if (TT.length() > 5) {
+ forCygwin = TT.find("cygwin") != std::string::npos ||
+ TT.find("mingw") != std::string::npos;
+ forDarwin = TT.find("darwin") != std::string::npos;
+ } else if (TT.empty()) {
+#if defined(__CYGWIN__) || defined(__MINGW32__)
+ forCygwin = true;
+#elif defined(__APPLE__)
+ forDarwin = true;
+#elif defined(_WIN32)
+ leadingUnderscore = true;
+#else
+ leadingUnderscore = false;
+#endif
+ }
- // We didn't modify anything.
- return false;
-}
+ if (leadingUnderscore || forCygwin || forDarwin)
+ GlobalPrefix = "_";
-static void printOp(std::ostream &O, const MachineOperand &MO,
- const MRegisterInfo &RI) {
- switch (MO.getType()) {
- case MachineOperand::MO_VirtualRegister:
- case MachineOperand::MO_MachineRegister:
- if (MO.getReg() < MRegisterInfo::FirstVirtualRegister)
- O << RI.get(MO.getReg()).Name;
- else
- O << "%reg" << MO.getReg();
- return;
-
- default:
- O << "<unknown op ty>"; return;
+ if (forDarwin) {
+ AlignmentIsInBytes = false;
+ Data64bitsDirective = 0; // we can't emit a 64-bit unit
+ ZeroDirective = "\t.space\t"; // ".space N" emits N zeros.
+ PrivateGlobalPrefix = "L"; // Marker for constant pool idxs
}
-}
-static inline void toHexDigit(std::ostream &O, unsigned char V) {
- if (V >= 10)
- O << (char)('A'+V-10);
- else
- O << (char)('0'+V);
+ return AsmPrinter::doInitialization(M);
}
-static std::ostream &toHex(std::ostream &O, unsigned char V) {
- toHexDigit(O, V >> 4);
- toHexDigit(O, V & 0xF);
- return O;
-}
+/// printConstantPool - Print to the current output stream assembly
+/// representations of the constants in the constant pool MCP. This is
+/// used to print out constants which have been "spilled to memory" by
+/// the code generator.
+///
+void X86SharedAsmPrinter::printConstantPool(MachineConstantPool *MCP) {
+ const std::vector<Constant*> &CP = MCP->getConstants();
+ const TargetData &TD = TM.getTargetData();
+ if (CP.empty()) return;
-static bool isReg(const MachineOperand &MO) {
- return MO.getType()==MachineOperand::MO_VirtualRegister ||
- MO.getType()==MachineOperand::MO_MachineRegister;
+ if (forDarwin) {
+ O << "\t.const\n";
+ } else {
+ O << "\t.section .rodata\n";
+ }
+
+ for (unsigned i = 0, e = CP.size(); i != e; ++i) {
+ // FIXME: force doubles to be naturally aligned. We should handle this
+ // more correctly in the future.
+ if (CP[i]->getType() == Type::DoubleTy)
+ emitAlignment(3);
+ else
+ emitAlignment(TD.getTypeAlignmentShift(CP[i]->getType()));
+ O << PrivateGlobalPrefix << "CPI" << CurrentFnName << "_" << i
+ << ":\t\t\t\t\t" << CommentString << *CP[i] << "\n";
+ emitGlobalConstant(CP[i]);
+ }
}
+bool X86SharedAsmPrinter::doFinalization(Module &M) {
+ const TargetData &TD = TM.getTargetData();
+ std::string CurSection;
+
+ // Print out module-level global variables here.
+ for (Module::const_global_iterator I = M.global_begin(),
+ E = M.global_end(); I != E; ++I)
+ if (I->hasInitializer()) { // External global require no code
+ O << "\n\n";
+ std::string name = Mang->getValueName(I);
+ Constant *C = I->getInitializer();
+ unsigned Size = TD.getTypeSize(C->getType());
+ unsigned Align = TD.getTypeAlignmentShift(C->getType());
+
+ if (C->isNullValue() &&
+ (I->hasLinkOnceLinkage() || I->hasInternalLinkage() ||
+ I->hasWeakLinkage() /* FIXME: Verify correct */)) {
+ switchSection(O, CurSection, ".data");
+ if (!forCygwin && !forDarwin && I->hasInternalLinkage())
+ O << "\t.local " << name << "\n";
+ if (forDarwin && I->hasInternalLinkage())
+ O << "\t.lcomm " << name << "," << Size << "," << Align;
+ else
+ O << "\t.comm " << name << "," << Size;
+ if (!forCygwin && !forDarwin)
+ O << "," << (1 << Align);
+ O << "\t\t# ";
+ WriteAsOperand(O, I, true, true, &M);
+ O << "\n";
+ } else {
+ switch (I->getLinkage()) {
+ default: assert(0 && "Unknown linkage type!");
+ case GlobalValue::LinkOnceLinkage:
+ case GlobalValue::WeakLinkage: // FIXME: Verify correct for weak.
+ // Nonnull linkonce -> weak
+ O << "\t.weak " << name << "\n";
+ switchSection(O, CurSection, "");
+ O << "\t.section\t.llvm.linkonce.d." << name << ",\"aw\",@progbits\n";
+ break;
+ case GlobalValue::AppendingLinkage:
+ // FIXME: appending linkage variables should go into a section of
+ // their name or something. For now, just emit them as external.
+ case GlobalValue::ExternalLinkage:
+ // If external or appending, declare as a global symbol
+ O << "\t.globl " << name << "\n";
+ // FALL THROUGH
+ case GlobalValue::InternalLinkage:
+ if (C->isNullValue())
+ switchSection(O, CurSection, ".bss");
+ else
+ switchSection(O, CurSection, ".data");
+ break;
+ }
+
+ emitAlignment(Align);
+ if (!forCygwin && !forDarwin) {
+ O << "\t.type " << name << ",@object\n";
+ O << "\t.size " << name << "," << Size << "\n";
+ }
+ O << name << ":\t\t\t\t# ";
+ WriteAsOperand(O, I, true, true, &M);
+ O << " = ";
+ WriteAsOperand(O, C, false, false, &M);
+ O << "\n";
+ emitGlobalConstant(C);
+ }
+ }
-// print - Print out an x86 instruction in intel syntax
-void X86InstrInfo::print(const MachineInstr *MI, std::ostream &O,
- const TargetMachine &TM) const {
- unsigned Opcode = MI->getOpcode();
- const MachineInstrDescriptor &Desc = get(Opcode);
+ if (forDarwin) {
+ // Output stubs for external global variables
+ if (GVStubs.begin() != GVStubs.end())
+ O << "\t.non_lazy_symbol_pointer\n";
+ for (std::set<std::string>::iterator i = GVStubs.begin(), e = GVStubs.end();
+ i != e; ++i) {
+ O << "L" << *i << "$non_lazy_ptr:\n";
+ O << "\t.indirect_symbol " << *i << "\n";
+ O << "\t.long\t0\n";
+ }
- if (Desc.TSFlags & X86II::TB)
- O << "0F ";
+ // Output stubs for dynamically-linked functions
+ unsigned j = 1;
+ for (std::set<std::string>::iterator i = FnStubs.begin(), e = FnStubs.end();
+ i != e; ++i, ++j) {
+ O << "\t.symbol_stub\n";
+ O << "L" << *i << "$stub:\n";
+ O << "\t.indirect_symbol " << *i << "\n";
+ O << "\tjmp\t*L" << j << "$lz\n";
+ O << "L" << *i << "$stub_binder:\n";
+ O << "\tpushl\t$L" << j << "$lz\n";
+ O << "\tjmp\tdyld_stub_binding_helper\n";
+ O << "\t.section __DATA, __la_sym_ptr3,lazy_symbol_pointers\n";
+ O << "L" << j << "$lz:\n";
+ O << "\t.indirect_symbol " << *i << "\n";
+ O << "\t.long\tL" << *i << "$stub_binder\n";
+ }
- switch (Desc.TSFlags & X86II::FormMask) {
- case X86II::OtherFrm:
- O << "\t";
- O << "-"; MI->print(O, TM);
- break;
- case X86II::RawFrm:
- toHex(O, getBaseOpcodeFor(Opcode)) << "\t";
- O << getName(MI->getOpCode()) << " ";
+ O << "\n";
- for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
- if (i) O << ", ";
- printOp(O, MI->getOperand(i), RI);
+ // Output stubs for link-once variables
+ if (LinkOnceStubs.begin() != LinkOnceStubs.end())
+ O << ".data\n.align 2\n";
+ for (std::set<std::string>::iterator i = LinkOnceStubs.begin(),
+ e = LinkOnceStubs.end(); i != e; ++i) {
+ O << "L" << *i << "$non_lazy_ptr:\n"
+ << "\t.long\t" << *i << '\n';
}
- O << "\n";
- return;
-
-
- case X86II::AddRegFrm:
- O << "\t-"; MI->print(O, TM); break;
-
- case X86II::MRMDestReg:
- // There are two acceptable forms of MRMDestReg instructions, those with 3
- // and 2 operands:
- //
- // 3 Operands: in this form, the first two registers (the destination, and
- // the first operand) should be the same, post register allocation. The 3rd
- // operand is an additional input. This should be for things like add
- // instructions.
- //
- // 2 Operands: this is for things like mov that do not read a second input
- //
- assert(isReg(MI->getOperand(0)) &&
- (MI->getNumOperands() == 2 ||
- (MI->getNumOperands() == 3 && isReg(MI->getOperand(1)))) &&
- isReg(MI->getOperand(MI->getNumOperands()-1))
- && "Bad format for MRMDestReg!");
- if (MI->getNumOperands() == 3 &&
- MI->getOperand(0).getReg() != MI->getOperand(1).getReg())
- O << "**";
-
- O << "\t";
- O << getName(MI->getOpCode()) << " ";
- printOp(O, MI->getOperand(0), RI);
- O << ", ";
- printOp(O, MI->getOperand(MI->getNumOperands()-1), RI);
- O << "\n";
- return;
- case X86II::MRMSrcReg:
- // There is a two forms that are acceptable for MRMSrcReg instructions,
- // those with 3 and 2 operands:
- //
- // 3 Operands: in this form, the last register (the second input) is the
- // ModR/M input. The first two operands should be the same, post register
- // allocation. This is for things like: add r32, r/m32
- //
- // 2 Operands: this is for things like mov that do not read a second input
- //
- assert(isReg(MI->getOperand(0)) &&
- isReg(MI->getOperand(1)) &&
- (MI->getNumOperands() == 2 ||
- (MI->getNumOperands() == 3 && isReg(MI->getOperand(2))))
- && "Bad format for MRMDestReg!");
- if (MI->getNumOperands() == 3 &&
- MI->getOperand(0).getReg() != MI->getOperand(1).getReg())
- O << "**";
-
- O << "\t";
- O << getName(MI->getOpCode()) << " ";
- printOp(O, MI->getOperand(0), RI);
- O << ", ";
- printOp(O, MI->getOperand(MI->getNumOperands()-1), RI);
- O << "\n";
- return;
+ }
+
+ AsmPrinter::doFinalization(M);
+ return false; // success
+}
- case X86II::MRMDestMem:
- case X86II::MRMSrcMem:
+/// createX86CodePrinterPass - Returns a pass that prints the X86 assembly code
+/// for a MachineFunction to the given output stream, using the given target
+/// machine description.
+///
+FunctionPass *llvm::createX86CodePrinterPass(std::ostream &o,TargetMachine &tm){
+ switch (AsmWriterFlavor) {
default:
- O << "\t-"; MI->print(O, TM); break;
+ assert(0 && "Unknown asm flavor!");
+ case intel:
+ return new X86IntelAsmPrinter(o, tm);
+ case att:
+ return new X86ATTAsmPrinter(o, tm);
}
}