projects
/
oota-llvm.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
De-constify pointers to Type since they can't be modified. NFC
[oota-llvm.git]
/
lib
/
Target
/
NVPTX
/
NVPTXISelDAGToDAG.h
diff --git
a/lib/Target/NVPTX/NVPTXISelDAGToDAG.h
b/lib/Target/NVPTX/NVPTXISelDAGToDAG.h
index 69afcd7320d3d6d81caa5fb4a8630c886c3b65a2..fe20580c83a20b00b94e2a2b495e457ac2e5b816 100644
(file)
--- a/
lib/Target/NVPTX/NVPTXISelDAGToDAG.h
+++ b/
lib/Target/NVPTX/NVPTXISelDAGToDAG.h
@@
-26,6
+26,7
@@
using namespace llvm;
namespace {
class LLVM_LIBRARY_VISIBILITY NVPTXDAGToDAGISel : public SelectionDAGISel {
namespace {
class LLVM_LIBRARY_VISIBILITY NVPTXDAGToDAGISel : public SelectionDAGISel {
+ const NVPTXTargetMachine &TM;
// If true, generate mul.wide from sext and mul
bool doMulWide;
// If true, generate mul.wide from sext and mul
bool doMulWide;
@@
-43,11
+44,11
@@
public:
const char *getPassName() const override {
return "NVPTX DAG->DAG Pattern Instruction Selection";
}
const char *getPassName() const override {
return "NVPTX DAG->DAG Pattern Instruction Selection";
}
-
- const NVPTXSubtarget
&
Subtarget;
+ bool runOnMachineFunction(MachineFunction &MF) override;
+ const NVPTXSubtarget
*
Subtarget;
bool SelectInlineAsmMemoryOperand(const SDValue &Op,
bool SelectInlineAsmMemoryOperand(const SDValue &Op,
-
char ConstraintCode
,
+
unsigned ConstraintID
,
std::vector<SDValue> &OutOps) override;
private:
// Include the pieces autogenerated from the target description.
std::vector<SDValue> &OutOps) override;
private:
// Include the pieces autogenerated from the target description.
@@
-70,8
+71,8
@@
private:
SDNode *SelectSurfaceIntrinsic(SDNode *N);
SDNode *SelectBFE(SDNode *N);
SDNode *SelectSurfaceIntrinsic(SDNode *N);
SDNode *SelectBFE(SDNode *N);
- inline SDValue getI32Imm(unsigned Imm) {
- return CurDAG->getTargetConstant(Imm, MVT::i32);
+ inline SDValue getI32Imm(unsigned Imm
, SDLoc DL
) {
+ return CurDAG->getTargetConstant(Imm,
DL,
MVT::i32);
}
// Match direct address complex pattern.
}
// Match direct address complex pattern.