projects
/
oota-llvm.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
Change the scheduler accessor methods to accept an explicit TargetMachine
[oota-llvm.git]
/
include
/
llvm
/
CodeGen
/
ScheduleDAG.h
diff --git
a/include/llvm/CodeGen/ScheduleDAG.h
b/include/llvm/CodeGen/ScheduleDAG.h
index 06bb0361159cf44f3e8919f73e1e4d8597634cb7..9e21b30f376d5f25b86cbb131973ddfd57aa8632 100644
(file)
--- a/
include/llvm/CodeGen/ScheduleDAG.h
+++ b/
include/llvm/CodeGen/ScheduleDAG.h
@@
-395,6
+395,7
@@
namespace llvm {
/// reduction list scheduler.
ScheduleDAG* createBURRListDAGScheduler(SelectionDAGISel *IS,
SelectionDAG *DAG,
/// reduction list scheduler.
ScheduleDAG* createBURRListDAGScheduler(SelectionDAGISel *IS,
SelectionDAG *DAG,
+ const TargetMachine *TM,
MachineBasicBlock *BB,
bool Fast);
MachineBasicBlock *BB,
bool Fast);
@@
-402,6
+403,7
@@
namespace llvm {
/// reduction list scheduler.
ScheduleDAG* createTDRRListDAGScheduler(SelectionDAGISel *IS,
SelectionDAG *DAG,
/// reduction list scheduler.
ScheduleDAG* createTDRRListDAGScheduler(SelectionDAGISel *IS,
SelectionDAG *DAG,
+ const TargetMachine *TM,
MachineBasicBlock *BB,
bool Fast);
MachineBasicBlock *BB,
bool Fast);
@@
-409,6
+411,7
@@
namespace llvm {
/// a hazard recognizer.
ScheduleDAG* createTDListDAGScheduler(SelectionDAGISel *IS,
SelectionDAG *DAG,
/// a hazard recognizer.
ScheduleDAG* createTDListDAGScheduler(SelectionDAGISel *IS,
SelectionDAG *DAG,
+ const TargetMachine *TM,
MachineBasicBlock *BB,
bool Fast);
MachineBasicBlock *BB,
bool Fast);
@@
-416,6
+419,7
@@
namespace llvm {
///
ScheduleDAG *createFastDAGScheduler(SelectionDAGISel *IS,
SelectionDAG *DAG,
///
ScheduleDAG *createFastDAGScheduler(SelectionDAGISel *IS,
SelectionDAG *DAG,
+ const TargetMachine *TM,
MachineBasicBlock *BB,
bool Fast);
MachineBasicBlock *BB,
bool Fast);
@@
-423,6
+427,7
@@
namespace llvm {
/// for the target.
ScheduleDAG* createDefaultScheduler(SelectionDAGISel *IS,
SelectionDAG *DAG,
/// for the target.
ScheduleDAG* createDefaultScheduler(SelectionDAGISel *IS,
SelectionDAG *DAG,
+ const TargetMachine *TM,
MachineBasicBlock *BB,
bool Fast);
MachineBasicBlock *BB,
bool Fast);