Remove some register allocation order dependencies.

[oota-llvm.git] / test / CodeGen / ARM / ret_arg4.ll

; RUN: llc < %s -march=arm

define i32 @test(i32 %a1, i32 %a2, i32 %a3, i32 %a4) {
        ret i32 %a4
}