ARM pop of a single register encodes as post-indexed LDR.

[oota-llvm.git] / test / CodeGen / ARM / ret_arg3.ll

; RUN: llc < %s -march=arm
define i32 @test(i32 %a1, i32 %a2, i32 %a3) {
        ret i32 %a3
}