1 ; RUN: llc < %s -mcpu=cortex-a8 -verify-machineinstrs -verify-coalescing
3 target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:64:128-a0:0:64-n32-S64"
4 target triple = "armv7-none-linux-eabi"
6 ; This test case is exercising REG_SEQUENCE, and chains of REG_SEQUENCE.
7 define arm_aapcs_vfpcc void @foo(i8* nocapture %arg, i8* %arg1) nounwind align 2 {
9 %tmp = load <2 x float>* undef, align 8, !tbaa !0
10 %tmp2 = extractelement <2 x float> %tmp, i32 0
11 %tmp3 = insertelement <4 x float> undef, float %tmp2, i32 0
12 %tmp4 = insertelement <4 x float> %tmp3, float 0.000000e+00, i32 1
13 %tmp5 = insertelement <4 x float> %tmp4, float 0.000000e+00, i32 2
14 %tmp6 = insertelement <4 x float> %tmp5, float 0.000000e+00, i32 3
15 %tmp7 = extractelement <2 x float> %tmp, i32 1
16 %tmp8 = insertelement <4 x float> %tmp3, float %tmp7, i32 1
17 %tmp9 = insertelement <4 x float> %tmp8, float 0.000000e+00, i32 2
18 %tmp10 = insertelement <4 x float> %tmp9, float 0.000000e+00, i32 3
19 %tmp11 = bitcast <4 x float> %tmp6 to <2 x i64>
20 %tmp12 = shufflevector <2 x i64> %tmp11, <2 x i64> undef, <1 x i32> zeroinitializer
21 %tmp13 = bitcast <1 x i64> %tmp12 to <2 x float>
22 %tmp14 = shufflevector <2 x float> %tmp13, <2 x float> undef, <4 x i32> zeroinitializer
23 %tmp15 = bitcast <4 x float> %tmp14 to <2 x i64>
24 %tmp16 = shufflevector <2 x i64> %tmp15, <2 x i64> undef, <1 x i32> zeroinitializer
25 %tmp17 = bitcast <1 x i64> %tmp16 to <2 x float>
26 %tmp18 = extractelement <2 x float> %tmp17, i32 0
27 tail call arm_aapcs_vfpcc void @bar(i8* undef, float %tmp18, float undef, float 0.000000e+00) nounwind
28 %tmp19 = bitcast <4 x float> %tmp10 to <2 x i64>
29 %tmp20 = shufflevector <2 x i64> %tmp19, <2 x i64> undef, <1 x i32> zeroinitializer
30 %tmp21 = bitcast <1 x i64> %tmp20 to <2 x float>
31 %tmp22 = shufflevector <2 x float> %tmp21, <2 x float> undef, <4 x i32> <i32 1, i32 1, i32 1, i32 1>
32 %tmp23 = bitcast <4 x float> %tmp22 to <2 x i64>
33 %tmp24 = shufflevector <2 x i64> %tmp23, <2 x i64> undef, <1 x i32> zeroinitializer
34 %tmp25 = bitcast <1 x i64> %tmp24 to <2 x float>
35 %tmp26 = extractelement <2 x float> %tmp25, i32 0
36 tail call arm_aapcs_vfpcc void @bar(i8* undef, float undef, float %tmp26, float 0.000000e+00) nounwind
40 declare arm_aapcs_vfpcc void @bar(i8*, float, float, float)
42 !0 = metadata !{metadata !"omnipotent char", metadata !1}
43 !1 = metadata !{metadata !"Simple C/C++ TBAA", null}