1 //===-- X86InstrFragmentsSIMD.td - x86 SIMD ISA ------------*- tablegen -*-===//
3 // The LLVM Compiler Infrastructure
5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details.
8 //===----------------------------------------------------------------------===//
10 // This file provides pattern fragments useful for SIMD instructions.
12 //===----------------------------------------------------------------------===//
14 //===----------------------------------------------------------------------===//
15 // MMX Pattern Fragments
16 //===----------------------------------------------------------------------===//
18 def load_mmx : PatFrag<(ops node:$ptr), (x86mmx (load node:$ptr))>;
19 def bc_mmx : PatFrag<(ops node:$in), (x86mmx (bitconvert node:$in))>;
21 //===----------------------------------------------------------------------===//
22 // SSE specific DAG Nodes.
23 //===----------------------------------------------------------------------===//
25 def SDTX86FPShiftOp : SDTypeProfile<1, 2, [ SDTCisSameAs<0, 1>,
26 SDTCisFP<0>, SDTCisInt<2> ]>;
27 def SDTX86VFCMP : SDTypeProfile<1, 3, [SDTCisInt<0>, SDTCisSameAs<1, 2>,
28 SDTCisFP<1>, SDTCisVT<3, i8>]>;
30 def X86umin : SDNode<"X86ISD::UMIN", SDTIntBinOp>;
31 def X86umax : SDNode<"X86ISD::UMAX", SDTIntBinOp>;
32 def X86smin : SDNode<"X86ISD::SMIN", SDTIntBinOp>;
33 def X86smax : SDNode<"X86ISD::SMAX", SDTIntBinOp>;
35 def X86fmin : SDNode<"X86ISD::FMIN", SDTFPBinOp>;
36 def X86fmax : SDNode<"X86ISD::FMAX", SDTFPBinOp>;
38 // Commutative and Associative FMIN and FMAX.
39 def X86fminc : SDNode<"X86ISD::FMINC", SDTFPBinOp,
40 [SDNPCommutative, SDNPAssociative]>;
41 def X86fmaxc : SDNode<"X86ISD::FMAXC", SDTFPBinOp,
42 [SDNPCommutative, SDNPAssociative]>;
44 def X86fand : SDNode<"X86ISD::FAND", SDTFPBinOp,
45 [SDNPCommutative, SDNPAssociative]>;
46 def X86for : SDNode<"X86ISD::FOR", SDTFPBinOp,
47 [SDNPCommutative, SDNPAssociative]>;
48 def X86fxor : SDNode<"X86ISD::FXOR", SDTFPBinOp,
49 [SDNPCommutative, SDNPAssociative]>;
50 def X86fandn : SDNode<"X86ISD::FANDN", SDTFPBinOp,
51 [SDNPCommutative, SDNPAssociative]>;
52 def X86frsqrt : SDNode<"X86ISD::FRSQRT", SDTFPUnaryOp>;
53 def X86frcp : SDNode<"X86ISD::FRCP", SDTFPUnaryOp>;
54 def X86fsrl : SDNode<"X86ISD::FSRL", SDTX86FPShiftOp>;
55 def X86fgetsign: SDNode<"X86ISD::FGETSIGNx86",SDTFPToIntOp>;
56 def X86fhadd : SDNode<"X86ISD::FHADD", SDTFPBinOp>;
57 def X86fhsub : SDNode<"X86ISD::FHSUB", SDTFPBinOp>;
58 def X86hadd : SDNode<"X86ISD::HADD", SDTIntBinOp>;
59 def X86hsub : SDNode<"X86ISD::HSUB", SDTIntBinOp>;
60 def X86comi : SDNode<"X86ISD::COMI", SDTX86CmpTest>;
61 def X86ucomi : SDNode<"X86ISD::UCOMI", SDTX86CmpTest>;
62 def X86cmps : SDNode<"X86ISD::FSETCC", SDTX86Cmps>;
63 //def X86cmpsd : SDNode<"X86ISD::FSETCCsd", SDTX86Cmpsd>;
64 def X86pshufb : SDNode<"X86ISD::PSHUFB",
65 SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisSameAs<0,1>,
67 def X86andnp : SDNode<"X86ISD::ANDNP",
68 SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisSameAs<0,1>,
70 def X86psign : SDNode<"X86ISD::PSIGN",
71 SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisSameAs<0,1>,
73 def X86pextrb : SDNode<"X86ISD::PEXTRB",
74 SDTypeProfile<1, 2, [SDTCisVT<0, i32>, SDTCisPtrTy<2>]>>;
75 def X86pextrw : SDNode<"X86ISD::PEXTRW",
76 SDTypeProfile<1, 2, [SDTCisVT<0, i32>, SDTCisPtrTy<2>]>>;
77 def X86pinsrb : SDNode<"X86ISD::PINSRB",
78 SDTypeProfile<1, 3, [SDTCisVT<0, v16i8>, SDTCisSameAs<0,1>,
79 SDTCisVT<2, i32>, SDTCisPtrTy<3>]>>;
80 def X86pinsrw : SDNode<"X86ISD::PINSRW",
81 SDTypeProfile<1, 3, [SDTCisVT<0, v8i16>, SDTCisSameAs<0,1>,
82 SDTCisVT<2, i32>, SDTCisPtrTy<3>]>>;
83 def X86insrtps : SDNode<"X86ISD::INSERTPS",
84 SDTypeProfile<1, 3, [SDTCisVT<0, v4f32>, SDTCisSameAs<0,1>,
85 SDTCisVT<2, v4f32>, SDTCisPtrTy<3>]>>;
86 def X86vzmovl : SDNode<"X86ISD::VZEXT_MOVL",
87 SDTypeProfile<1, 1, [SDTCisSameAs<0,1>]>>;
89 def X86vzmovly : SDNode<"X86ISD::VZEXT_MOVL",
90 SDTypeProfile<1, 1, [SDTCisVec<0>, SDTCisVec<1>,
91 SDTCisOpSmallerThanOp<1, 0> ]>>;
93 def X86vsmovl : SDNode<"X86ISD::VSEXT_MOVL",
95 [SDTCisVec<0>, SDTCisInt<1>, SDTCisInt<0>]>>;
97 def X86vzload : SDNode<"X86ISD::VZEXT_LOAD", SDTLoad,
98 [SDNPHasChain, SDNPMayLoad, SDNPMemOperand]>;
100 def X86vzext : SDNode<"X86ISD::VZEXT",
101 SDTypeProfile<1, 1, [SDTCisVec<0>, SDTCisVec<1>,
102 SDTCisInt<0>, SDTCisInt<1>]>>;
104 def X86vsext : SDNode<"X86ISD::VSEXT",
105 SDTypeProfile<1, 1, [SDTCisVec<0>, SDTCisVec<1>,
106 SDTCisInt<0>, SDTCisInt<1>]>>;
108 def X86vtrunc : SDNode<"X86ISD::VTRUNC",
109 SDTypeProfile<1, 1, [SDTCisVec<0>, SDTCisVec<1>,
110 SDTCisInt<0>, SDTCisInt<1>]>>;
111 def X86trunc : SDNode<"X86ISD::TRUNC",
112 SDTypeProfile<1, 1, [SDTCisInt<0>, SDTCisInt<1>]>>;
114 def X86vtruncm : SDNode<"X86ISD::VTRUNCM",
115 SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisVec<1>,
116 SDTCisInt<0>, SDTCisInt<1>,
117 SDTCisVec<2>, SDTCisInt<2>]>>;
118 def X86vfpext : SDNode<"X86ISD::VFPEXT",
119 SDTypeProfile<1, 1, [SDTCisVec<0>, SDTCisVec<1>,
120 SDTCisFP<0>, SDTCisFP<1>]>>;
121 def X86vfpround: SDNode<"X86ISD::VFPROUND",
122 SDTypeProfile<1, 1, [SDTCisVec<0>, SDTCisVec<1>,
123 SDTCisFP<0>, SDTCisFP<1>]>>;
125 def X86vshldq : SDNode<"X86ISD::VSHLDQ", SDTIntShiftOp>;
126 def X86vshrdq : SDNode<"X86ISD::VSRLDQ", SDTIntShiftOp>;
127 def X86cmpp : SDNode<"X86ISD::CMPP", SDTX86VFCMP>;
128 def X86pcmpeq : SDNode<"X86ISD::PCMPEQ", SDTIntBinOp, [SDNPCommutative]>;
129 def X86pcmpgt : SDNode<"X86ISD::PCMPGT", SDTIntBinOp>;
131 def X86IntCmpMask : SDTypeProfile<1, 2,
132 [SDTCisVec<0>, SDTCisSameAs<1, 2>, SDTCisInt<1>]>;
133 def X86pcmpeqm : SDNode<"X86ISD::PCMPEQM", X86IntCmpMask, [SDNPCommutative]>;
134 def X86pcmpgtm : SDNode<"X86ISD::PCMPGTM", X86IntCmpMask>;
137 SDTypeProfile<1, 3, [SDTCisVec<0>, SDTCisSameAs<1, 2>, SDTCisVT<3, i8>]>;
138 def X86CmpMaskCCScalar :
139 SDTypeProfile<1, 3, [SDTCisInt<0>, SDTCisSameAs<1, 2>, SDTCisVT<3, i8>]>;
141 def X86cmpm : SDNode<"X86ISD::CMPM", X86CmpMaskCC>;
142 def X86cmpmu : SDNode<"X86ISD::CMPMU", X86CmpMaskCC>;
143 def X86cmpms : SDNode<"X86ISD::FSETCC", X86CmpMaskCCScalar>;
145 def X86vshl : SDNode<"X86ISD::VSHL",
146 SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisSameAs<0,1>,
148 def X86vsrl : SDNode<"X86ISD::VSRL",
149 SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisSameAs<0,1>,
151 def X86vsra : SDNode<"X86ISD::VSRA",
152 SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisSameAs<0,1>,
155 def X86vshli : SDNode<"X86ISD::VSHLI", SDTIntShiftOp>;
156 def X86vsrli : SDNode<"X86ISD::VSRLI", SDTIntShiftOp>;
157 def X86vsrai : SDNode<"X86ISD::VSRAI", SDTIntShiftOp>;
159 def SDTX86CmpPTest : SDTypeProfile<1, 2, [SDTCisVT<0, i32>,
161 SDTCisSameAs<2, 1>]>;
162 def X86subus : SDNode<"X86ISD::SUBUS", SDTIntBinOp>;
163 def X86ptest : SDNode<"X86ISD::PTEST", SDTX86CmpPTest>;
164 def X86testp : SDNode<"X86ISD::TESTP", SDTX86CmpPTest>;
165 def X86kortest : SDNode<"X86ISD::KORTEST", SDTX86CmpPTest>;
166 def X86testm : SDNode<"X86ISD::TESTM", SDTypeProfile<1, 2, [SDTCisVec<0>,
168 SDTCisSameAs<2, 1>]>>;
169 def X86select : SDNode<"X86ISD::SELECT" , SDTSelect>;
171 def X86pmuludq : SDNode<"X86ISD::PMULUDQ",
172 SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisVec<1>,
173 SDTCisSameAs<1,2>]>>;
175 // Specific shuffle nodes - At some point ISD::VECTOR_SHUFFLE will always get
176 // translated into one of the target nodes below during lowering.
177 // Note: this is a work in progress...
178 def SDTShuff1Op : SDTypeProfile<1, 1, [SDTCisVec<0>, SDTCisSameAs<0,1>]>;
179 def SDTShuff2Op : SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisSameAs<0,1>,
181 def SDTShuff3Op : SDTypeProfile<1, 3, [SDTCisVec<0>, SDTCisSameAs<0,1>,
182 SDTCisSameAs<0,2>, SDTCisSameAs<0,3>]>;
184 def SDTShuff2OpI : SDTypeProfile<1, 2, [SDTCisVec<0>,
185 SDTCisSameAs<0,1>, SDTCisInt<2>]>;
186 def SDTShuff3OpI : SDTypeProfile<1, 3, [SDTCisVec<0>, SDTCisSameAs<0,1>,
187 SDTCisSameAs<0,2>, SDTCisInt<3>]>;
189 def SDTVBroadcast : SDTypeProfile<1, 1, [SDTCisVec<0>]>;
190 def SDTVBroadcastm : SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisVec<1>]>;
192 def SDTBlend : SDTypeProfile<1, 3, [SDTCisVec<0>, SDTCisSameAs<0,1>,
193 SDTCisSameAs<1,2>, SDTCisVT<3, i32>]>;
195 def SDTFma : SDTypeProfile<1, 3, [SDTCisSameAs<0,1>,
196 SDTCisSameAs<1,2>, SDTCisSameAs<1,3>]>;
198 def X86PAlignr : SDNode<"X86ISD::PALIGNR", SDTShuff3OpI>;
200 def X86PShufd : SDNode<"X86ISD::PSHUFD", SDTShuff2OpI>;
201 def X86PShufhw : SDNode<"X86ISD::PSHUFHW", SDTShuff2OpI>;
202 def X86PShuflw : SDNode<"X86ISD::PSHUFLW", SDTShuff2OpI>;
204 def X86Shufp : SDNode<"X86ISD::SHUFP", SDTShuff3OpI>;
206 def X86Movddup : SDNode<"X86ISD::MOVDDUP", SDTShuff1Op>;
207 def X86Movshdup : SDNode<"X86ISD::MOVSHDUP", SDTShuff1Op>;
208 def X86Movsldup : SDNode<"X86ISD::MOVSLDUP", SDTShuff1Op>;
210 def X86Movsd : SDNode<"X86ISD::MOVSD", SDTShuff2Op>;
211 def X86Movss : SDNode<"X86ISD::MOVSS", SDTShuff2Op>;
213 def X86Movlhps : SDNode<"X86ISD::MOVLHPS", SDTShuff2Op>;
214 def X86Movlhpd : SDNode<"X86ISD::MOVLHPD", SDTShuff2Op>;
215 def X86Movhlps : SDNode<"X86ISD::MOVHLPS", SDTShuff2Op>;
217 def X86Movlps : SDNode<"X86ISD::MOVLPS", SDTShuff2Op>;
218 def X86Movlpd : SDNode<"X86ISD::MOVLPD", SDTShuff2Op>;
220 def X86Unpckl : SDNode<"X86ISD::UNPCKL", SDTShuff2Op>;
221 def X86Unpckh : SDNode<"X86ISD::UNPCKH", SDTShuff2Op>;
223 def X86VPermilp : SDNode<"X86ISD::VPERMILP", SDTShuff2OpI>;
224 def X86VPermv : SDNode<"X86ISD::VPERMV", SDTShuff2Op>;
225 def X86VPermi : SDNode<"X86ISD::VPERMI", SDTShuff2OpI>;
226 def X86VPermv3 : SDNode<"X86ISD::VPERMV3", SDTShuff3Op>;
228 def X86VPerm2x128 : SDNode<"X86ISD::VPERM2X128", SDTShuff3OpI>;
230 def X86VBroadcast : SDNode<"X86ISD::VBROADCAST", SDTVBroadcast>;
231 def X86VBroadcastm : SDNode<"X86ISD::VBROADCASTM", SDTVBroadcastm>;
232 def X86Vinsert : SDNode<"X86ISD::VINSERT", SDTypeProfile<1, 3,
233 [SDTCisSameAs<0, 1>, SDTCisPtrTy<3>]>, []>;
235 def X86Blendi : SDNode<"X86ISD::BLENDI", SDTBlend>;
236 def X86Fmadd : SDNode<"X86ISD::FMADD", SDTFma>;
237 def X86Fnmadd : SDNode<"X86ISD::FNMADD", SDTFma>;
238 def X86Fmsub : SDNode<"X86ISD::FMSUB", SDTFma>;
239 def X86Fnmsub : SDNode<"X86ISD::FNMSUB", SDTFma>;
240 def X86Fmaddsub : SDNode<"X86ISD::FMADDSUB", SDTFma>;
241 def X86Fmsubadd : SDNode<"X86ISD::FMSUBADD", SDTFma>;
243 def SDT_PCMPISTRI : SDTypeProfile<2, 3, [SDTCisVT<0, i32>, SDTCisVT<1, i32>,
244 SDTCisVT<2, v16i8>, SDTCisVT<3, v16i8>,
246 def SDT_PCMPESTRI : SDTypeProfile<2, 5, [SDTCisVT<0, i32>, SDTCisVT<1, i32>,
247 SDTCisVT<2, v16i8>, SDTCisVT<3, i32>,
248 SDTCisVT<4, v16i8>, SDTCisVT<5, i32>,
251 def X86pcmpistri : SDNode<"X86ISD::PCMPISTRI", SDT_PCMPISTRI>;
252 def X86pcmpestri : SDNode<"X86ISD::PCMPESTRI", SDT_PCMPESTRI>;
254 //===----------------------------------------------------------------------===//
255 // SSE Complex Patterns
256 //===----------------------------------------------------------------------===//
258 // These are 'extloads' from a scalar to the low element of a vector, zeroing
259 // the top elements. These are used for the SSE 'ss' and 'sd' instruction
261 def sse_load_f32 : ComplexPattern<v4f32, 5, "SelectScalarSSELoad", [],
262 [SDNPHasChain, SDNPMayLoad, SDNPMemOperand,
264 def sse_load_f64 : ComplexPattern<v2f64, 5, "SelectScalarSSELoad", [],
265 [SDNPHasChain, SDNPMayLoad, SDNPMemOperand,
268 def ssmem : Operand<v4f32> {
269 let PrintMethod = "printf32mem";
270 let MIOperandInfo = (ops ptr_rc, i8imm, ptr_rc_nosp, i32imm, i8imm);
271 let ParserMatchClass = X86Mem32AsmOperand;
272 let OperandType = "OPERAND_MEMORY";
274 def sdmem : Operand<v2f64> {
275 let PrintMethod = "printf64mem";
276 let MIOperandInfo = (ops ptr_rc, i8imm, ptr_rc_nosp, i32imm, i8imm);
277 let ParserMatchClass = X86Mem64AsmOperand;
278 let OperandType = "OPERAND_MEMORY";
281 //===----------------------------------------------------------------------===//
282 // SSE pattern fragments
283 //===----------------------------------------------------------------------===//
285 // 128-bit load pattern fragments
286 // NOTE: all 128-bit integer vector loads are promoted to v2i64
287 def loadv4f32 : PatFrag<(ops node:$ptr), (v4f32 (load node:$ptr))>;
288 def loadv2f64 : PatFrag<(ops node:$ptr), (v2f64 (load node:$ptr))>;
289 def loadv2i64 : PatFrag<(ops node:$ptr), (v2i64 (load node:$ptr))>;
291 // 256-bit load pattern fragments
292 // NOTE: all 256-bit integer vector loads are promoted to v4i64
293 def loadv8f32 : PatFrag<(ops node:$ptr), (v8f32 (load node:$ptr))>;
294 def loadv4f64 : PatFrag<(ops node:$ptr), (v4f64 (load node:$ptr))>;
295 def loadv4i64 : PatFrag<(ops node:$ptr), (v4i64 (load node:$ptr))>;
297 // 512-bit load pattern fragments
298 def loadv16f32 : PatFrag<(ops node:$ptr), (v16f32 (load node:$ptr))>;
299 def loadv8f64 : PatFrag<(ops node:$ptr), (v8f64 (load node:$ptr))>;
300 def loadv16i32 : PatFrag<(ops node:$ptr), (v16i32 (load node:$ptr))>;
301 def loadv8i64 : PatFrag<(ops node:$ptr), (v8i64 (load node:$ptr))>;
303 // 128-/256-/512-bit extload pattern fragments
304 def extloadv2f32 : PatFrag<(ops node:$ptr), (v2f64 (extloadvf32 node:$ptr))>;
305 def extloadv4f32 : PatFrag<(ops node:$ptr), (v4f64 (extloadvf32 node:$ptr))>;
306 def extloadv8f32 : PatFrag<(ops node:$ptr), (v8f64 (extloadvf32 node:$ptr))>;
308 // Like 'store', but always requires 128-bit vector alignment.
309 def alignedstore : PatFrag<(ops node:$val, node:$ptr),
310 (store node:$val, node:$ptr), [{
311 return cast<StoreSDNode>(N)->getAlignment() >= 16;
314 // Like 'store', but always requires 256-bit vector alignment.
315 def alignedstore256 : PatFrag<(ops node:$val, node:$ptr),
316 (store node:$val, node:$ptr), [{
317 return cast<StoreSDNode>(N)->getAlignment() >= 32;
320 // Like 'store', but always requires 512-bit vector alignment.
321 def alignedstore512 : PatFrag<(ops node:$val, node:$ptr),
322 (store node:$val, node:$ptr), [{
323 return cast<StoreSDNode>(N)->getAlignment() >= 64;
326 // Like 'load', but always requires 128-bit vector alignment.
327 def alignedload : PatFrag<(ops node:$ptr), (load node:$ptr), [{
328 return cast<LoadSDNode>(N)->getAlignment() >= 16;
331 // Like 'X86vzload', but always requires 128-bit vector alignment.
332 def alignedX86vzload : PatFrag<(ops node:$ptr), (X86vzload node:$ptr), [{
333 return cast<MemSDNode>(N)->getAlignment() >= 16;
336 // Like 'load', but always requires 256-bit vector alignment.
337 def alignedload256 : PatFrag<(ops node:$ptr), (load node:$ptr), [{
338 return cast<LoadSDNode>(N)->getAlignment() >= 32;
341 // Like 'load', but always requires 512-bit vector alignment.
342 def alignedload512 : PatFrag<(ops node:$ptr), (load node:$ptr), [{
343 return cast<LoadSDNode>(N)->getAlignment() >= 64;
346 def alignedloadfsf32 : PatFrag<(ops node:$ptr),
347 (f32 (alignedload node:$ptr))>;
348 def alignedloadfsf64 : PatFrag<(ops node:$ptr),
349 (f64 (alignedload node:$ptr))>;
351 // 128-bit aligned load pattern fragments
352 // NOTE: all 128-bit integer vector loads are promoted to v2i64
353 def alignedloadv4f32 : PatFrag<(ops node:$ptr),
354 (v4f32 (alignedload node:$ptr))>;
355 def alignedloadv2f64 : PatFrag<(ops node:$ptr),
356 (v2f64 (alignedload node:$ptr))>;
357 def alignedloadv2i64 : PatFrag<(ops node:$ptr),
358 (v2i64 (alignedload node:$ptr))>;
360 // 256-bit aligned load pattern fragments
361 // NOTE: all 256-bit integer vector loads are promoted to v4i64
362 def alignedloadv8f32 : PatFrag<(ops node:$ptr),
363 (v8f32 (alignedload256 node:$ptr))>;
364 def alignedloadv4f64 : PatFrag<(ops node:$ptr),
365 (v4f64 (alignedload256 node:$ptr))>;
366 def alignedloadv4i64 : PatFrag<(ops node:$ptr),
367 (v4i64 (alignedload256 node:$ptr))>;
369 // 512-bit aligned load pattern fragments
370 def alignedloadv16f32 : PatFrag<(ops node:$ptr),
371 (v16f32 (alignedload512 node:$ptr))>;
372 def alignedloadv16i32 : PatFrag<(ops node:$ptr),
373 (v16i32 (alignedload512 node:$ptr))>;
374 def alignedloadv8f64 : PatFrag<(ops node:$ptr),
375 (v8f64 (alignedload512 node:$ptr))>;
376 def alignedloadv8i64 : PatFrag<(ops node:$ptr),
377 (v8i64 (alignedload512 node:$ptr))>;
379 // Like 'load', but uses special alignment checks suitable for use in
380 // memory operands in most SSE instructions, which are required to
381 // be naturally aligned on some targets but not on others. If the subtarget
382 // allows unaligned accesses, match any load, though this may require
383 // setting a feature bit in the processor (on startup, for example).
384 // Opteron 10h and later implement such a feature.
385 def memop : PatFrag<(ops node:$ptr), (load node:$ptr), [{
386 return Subtarget->hasVectorUAMem()
387 || cast<LoadSDNode>(N)->getAlignment() >= 16;
390 def memop4 : PatFrag<(ops node:$ptr), (load node:$ptr), [{
391 return Subtarget->hasVectorUAMem()
392 || cast<LoadSDNode>(N)->getAlignment() >= 4;
395 def memop8 : PatFrag<(ops node:$ptr), (load node:$ptr), [{
396 return Subtarget->hasVectorUAMem()
397 || cast<LoadSDNode>(N)->getAlignment() >= 8;
400 def memopfsf32 : PatFrag<(ops node:$ptr), (f32 (memop node:$ptr))>;
401 def memopfsf64 : PatFrag<(ops node:$ptr), (f64 (memop node:$ptr))>;
403 // 128-bit memop pattern fragments
404 // NOTE: all 128-bit integer vector loads are promoted to v2i64
405 def memopv4f32 : PatFrag<(ops node:$ptr), (v4f32 (memop node:$ptr))>;
406 def memopv2f64 : PatFrag<(ops node:$ptr), (v2f64 (memop node:$ptr))>;
407 def memopv2i64 : PatFrag<(ops node:$ptr), (v2i64 (memop node:$ptr))>;
409 // 256-bit memop pattern fragments
410 // NOTE: all 256-bit integer vector loads are promoted to v4i64
411 def memopv8f32 : PatFrag<(ops node:$ptr), (v8f32 (memop node:$ptr))>;
412 def memopv4f64 : PatFrag<(ops node:$ptr), (v4f64 (memop node:$ptr))>;
413 def memopv4i64 : PatFrag<(ops node:$ptr), (v4i64 (memop node:$ptr))>;
415 // 512-bit memop pattern fragments
416 def memopv16f32 : PatFrag<(ops node:$ptr), (v16f32 (memop4 node:$ptr))>;
417 def memopv8f64 : PatFrag<(ops node:$ptr), (v8f64 (memop8 node:$ptr))>;
418 def memopv16i32 : PatFrag<(ops node:$ptr), (v16i32 (memop4 node:$ptr))>;
419 def memopv8i64 : PatFrag<(ops node:$ptr), (v8i64 (memop8 node:$ptr))>;
421 // SSSE3 uses MMX registers for some instructions. They aren't aligned on a
423 // FIXME: 8 byte alignment for mmx reads is not required
424 def memop64 : PatFrag<(ops node:$ptr), (load node:$ptr), [{
425 return cast<LoadSDNode>(N)->getAlignment() >= 8;
428 def memopmmx : PatFrag<(ops node:$ptr), (x86mmx (memop64 node:$ptr))>;
431 // Like 'store', but requires the non-temporal bit to be set
432 def nontemporalstore : PatFrag<(ops node:$val, node:$ptr),
433 (st node:$val, node:$ptr), [{
434 if (StoreSDNode *ST = dyn_cast<StoreSDNode>(N))
435 return ST->isNonTemporal();
439 def alignednontemporalstore : PatFrag<(ops node:$val, node:$ptr),
440 (st node:$val, node:$ptr), [{
441 if (StoreSDNode *ST = dyn_cast<StoreSDNode>(N))
442 return ST->isNonTemporal() && !ST->isTruncatingStore() &&
443 ST->getAddressingMode() == ISD::UNINDEXED &&
444 ST->getAlignment() >= 16;
448 def unalignednontemporalstore : PatFrag<(ops node:$val, node:$ptr),
449 (st node:$val, node:$ptr), [{
450 if (StoreSDNode *ST = dyn_cast<StoreSDNode>(N))
451 return ST->isNonTemporal() &&
452 ST->getAlignment() < 16;
456 // 128-bit bitconvert pattern fragments
457 def bc_v4f32 : PatFrag<(ops node:$in), (v4f32 (bitconvert node:$in))>;
458 def bc_v2f64 : PatFrag<(ops node:$in), (v2f64 (bitconvert node:$in))>;
459 def bc_v16i8 : PatFrag<(ops node:$in), (v16i8 (bitconvert node:$in))>;
460 def bc_v8i16 : PatFrag<(ops node:$in), (v8i16 (bitconvert node:$in))>;
461 def bc_v4i32 : PatFrag<(ops node:$in), (v4i32 (bitconvert node:$in))>;
462 def bc_v2i64 : PatFrag<(ops node:$in), (v2i64 (bitconvert node:$in))>;
464 // 256-bit bitconvert pattern fragments
465 def bc_v32i8 : PatFrag<(ops node:$in), (v32i8 (bitconvert node:$in))>;
466 def bc_v16i16 : PatFrag<(ops node:$in), (v16i16 (bitconvert node:$in))>;
467 def bc_v8i32 : PatFrag<(ops node:$in), (v8i32 (bitconvert node:$in))>;
468 def bc_v4i64 : PatFrag<(ops node:$in), (v4i64 (bitconvert node:$in))>;
469 def bc_v8f32 : PatFrag<(ops node:$in), (v8f32 (bitconvert node:$in))>;
471 // 512-bit bitconvert pattern fragments
472 def bc_v16i32 : PatFrag<(ops node:$in), (v16i32 (bitconvert node:$in))>;
473 def bc_v8i64 : PatFrag<(ops node:$in), (v8i64 (bitconvert node:$in))>;
474 def bc_v8f64 : PatFrag<(ops node:$in), (v8f64 (bitconvert node:$in))>;
475 def bc_v16f32 : PatFrag<(ops node:$in), (v16f32 (bitconvert node:$in))>;
477 def vzmovl_v2i64 : PatFrag<(ops node:$src),
478 (bitconvert (v2i64 (X86vzmovl
479 (v2i64 (scalar_to_vector (loadi64 node:$src))))))>;
480 def vzmovl_v4i32 : PatFrag<(ops node:$src),
481 (bitconvert (v4i32 (X86vzmovl
482 (v4i32 (scalar_to_vector (loadi32 node:$src))))))>;
484 def vzload_v2i64 : PatFrag<(ops node:$src),
485 (bitconvert (v2i64 (X86vzload node:$src)))>;
488 def fp32imm0 : PatLeaf<(f32 fpimm), [{
489 return N->isExactlyValue(+0.0);
492 def I8Imm : SDNodeXForm<imm, [{
493 // Transformation function: get the low 8 bits.
494 return getI8Imm((uint8_t)N->getZExtValue());
497 def FROUND_NO_EXC : ImmLeaf<i32, [{ return Imm == 8; }]>;
498 def FROUND_CURRENT : ImmLeaf<i32, [{ return Imm == 4; }]>;
500 // BYTE_imm - Transform bit immediates into byte immediates.
501 def BYTE_imm : SDNodeXForm<imm, [{
502 // Transformation function: imm >> 3
503 return getI32Imm(N->getZExtValue() >> 3);
506 // EXTRACT_get_vextract128_imm xform function: convert extract_subvector index
507 // to VEXTRACTF128/VEXTRACTI128 imm.
508 def EXTRACT_get_vextract128_imm : SDNodeXForm<extract_subvector, [{
509 return getI8Imm(X86::getExtractVEXTRACT128Immediate(N));
512 // INSERT_get_vinsert128_imm xform function: convert insert_subvector index to
513 // VINSERTF128/VINSERTI128 imm.
514 def INSERT_get_vinsert128_imm : SDNodeXForm<insert_subvector, [{
515 return getI8Imm(X86::getInsertVINSERT128Immediate(N));
518 // EXTRACT_get_vextract256_imm xform function: convert extract_subvector index
519 // to VEXTRACTF64x4 imm.
520 def EXTRACT_get_vextract256_imm : SDNodeXForm<extract_subvector, [{
521 return getI8Imm(X86::getExtractVEXTRACT256Immediate(N));
524 // INSERT_get_vinsert256_imm xform function: convert insert_subvector index to
526 def INSERT_get_vinsert256_imm : SDNodeXForm<insert_subvector, [{
527 return getI8Imm(X86::getInsertVINSERT256Immediate(N));
530 def vextract128_extract : PatFrag<(ops node:$bigvec, node:$index),
531 (extract_subvector node:$bigvec,
533 return X86::isVEXTRACT128Index(N);
534 }], EXTRACT_get_vextract128_imm>;
536 def vinsert128_insert : PatFrag<(ops node:$bigvec, node:$smallvec,
538 (insert_subvector node:$bigvec, node:$smallvec,
540 return X86::isVINSERT128Index(N);
541 }], INSERT_get_vinsert128_imm>;
544 def vextract256_extract : PatFrag<(ops node:$bigvec, node:$index),
545 (extract_subvector node:$bigvec,
547 return X86::isVEXTRACT256Index(N);
548 }], EXTRACT_get_vextract256_imm>;
550 def vinsert256_insert : PatFrag<(ops node:$bigvec, node:$smallvec,
552 (insert_subvector node:$bigvec, node:$smallvec,
554 return X86::isVINSERT256Index(N);
555 }], INSERT_get_vinsert256_imm>;