1 // Group template arguments that can be derived from the vector type (EltNum x
2 // EltVT). These are things like the register class for the writemask, etc.
3 // The idea is to pass one of these as the template argument rather than the
4 // individual arguments.
5 // The template is also used for scalar types, in this case numelts is 1.
6 class X86VectorVTInfo<int numelts, ValueType eltvt, RegisterClass rc,
9 ValueType EltVT = eltvt;
10 int NumElts = numelts;
12 // Corresponding mask register class.
13 RegisterClass KRC = !cast<RegisterClass>("VK" # NumElts);
15 // Corresponding write-mask register class.
16 RegisterClass KRCWM = !cast<RegisterClass>("VK" # NumElts # "WM");
18 // The GPR register class that can hold the write mask. Use GR8 for fewer
19 // than 8 elements. Use shift-right and equal to work around the lack of
22 !cast<RegisterClass>("GR" #
23 !if (!eq (!srl(NumElts, 3), 0), 8, NumElts));
25 // Suffix used in the instruction mnemonic.
26 string Suffix = suffix;
28 // VTName is a string name for vector VT. For vector types it will be
29 // v # NumElts # EltVT, so for vector of 8 elements of i32 it will be v8i32
30 // It is a little bit complex for scalar types, where NumElts = 1.
31 // In this case we build v4f32 or v2f64
32 string VTName = "v" # !if (!eq (NumElts, 1),
33 !if (!eq (EltVT.Size, 32), 4,
34 !if (!eq (EltVT.Size, 64), 2, NumElts)), NumElts) # EltVT;
37 ValueType VT = !cast<ValueType>(VTName);
39 string EltTypeName = !cast<string>(EltVT);
40 // Size of the element type in bits, e.g. 32 for v16i32.
41 string EltSizeName = !subst("i", "", !subst("f", "", EltTypeName));
42 int EltSize = EltVT.Size;
44 // "i" for integer types and "f" for floating-point types
45 string TypeVariantName = !subst(EltSizeName, "", EltTypeName);
47 // Size of RC in bits, e.g. 512 for VR512.
50 // The corresponding memory operand, e.g. i512mem for VR512.
51 X86MemOperand MemOp = !cast<X86MemOperand>(TypeVariantName # Size # "mem");
52 X86MemOperand ScalarMemOp = !cast<X86MemOperand>(EltVT # "mem");
55 // Note: For 128/256-bit integer VT we choose loadv2i64/loadv4i64
56 // due to load promotion during legalization
57 PatFrag LdFrag = !cast<PatFrag>("load" #
58 !if (!eq (TypeVariantName, "i"),
59 !if (!eq (Size, 128), "v2i64",
60 !if (!eq (Size, 256), "v4i64",
62 PatFrag ScalarLdFrag = !cast<PatFrag>("load" # EltVT);
64 // Load patterns used for memory operands. We only have this defined in
65 // case of i64 element types for sub-512 integer vectors. For now, keep
66 // MemOpFrag undefined in these cases.
68 !if (!eq (NumElts#EltTypeName, "1f32"), !cast<PatFrag>("memopfsf32"),
69 !if (!eq (NumElts#EltTypeName, "1f64"), !cast<PatFrag>("memopfsf64"),
70 !if (!eq (TypeVariantName, "f"), !cast<PatFrag>("memop" # VTName),
71 !if (!eq (EltTypeName, "i64"), !cast<PatFrag>("memop" # VTName),
72 !if (!eq (VTName, "v16i32"), !cast<PatFrag>("memop" # VTName), ?)))));
74 // The corresponding float type, e.g. v16f32 for v16i32
75 // Note: For EltSize < 32, FloatVT is illegal and TableGen
76 // fails to compile, so we choose FloatVT = VT
77 ValueType FloatVT = !cast<ValueType>(
78 !if (!eq (!srl(EltSize,5),0),
80 !if (!eq(TypeVariantName, "i"),
81 "v" # NumElts # "f" # EltSize,
84 // The string to specify embedded broadcast in assembly.
85 string BroadcastStr = "{1to" # NumElts # "}";
87 // 8-bit compressed displacement tuple/subvector format. This is only
88 // defined for NumElts <= 8.
89 CD8VForm CD8TupleForm = !if (!eq (!srl(NumElts, 4), 0),
90 !cast<CD8VForm>("CD8VT" # NumElts), ?);
92 SubRegIndex SubRegIdx = !if (!eq (Size, 128), sub_xmm,
93 !if (!eq (Size, 256), sub_ymm, ?));
95 Domain ExeDomain = !if (!eq (EltTypeName, "f32"), SSEPackedSingle,
96 !if (!eq (EltTypeName, "f64"), SSEPackedDouble,
99 // A vector type of the same width with element type i32. This is used to
100 // create the canonical constant zero node ImmAllZerosV.
101 ValueType i32VT = !cast<ValueType>("v" # !srl(Size, 5) # "i32");
102 dag ImmAllZerosV = (VT (bitconvert (i32VT immAllZerosV)));
105 def v64i8_info : X86VectorVTInfo<64, i8, VR512, "b">;
106 def v32i16_info : X86VectorVTInfo<32, i16, VR512, "w">;
107 def v16i32_info : X86VectorVTInfo<16, i32, VR512, "d">;
108 def v8i64_info : X86VectorVTInfo<8, i64, VR512, "q">;
109 def v16f32_info : X86VectorVTInfo<16, f32, VR512, "ps">;
110 def v8f64_info : X86VectorVTInfo<8, f64, VR512, "pd">;
112 // "x" in v32i8x_info means RC = VR256X
113 def v32i8x_info : X86VectorVTInfo<32, i8, VR256X, "b">;
114 def v16i16x_info : X86VectorVTInfo<16, i16, VR256X, "w">;
115 def v8i32x_info : X86VectorVTInfo<8, i32, VR256X, "d">;
116 def v4i64x_info : X86VectorVTInfo<4, i64, VR256X, "q">;
117 def v8f32x_info : X86VectorVTInfo<8, f32, VR256X, "ps">;
118 def v4f64x_info : X86VectorVTInfo<4, f64, VR256X, "pd">;
120 def v16i8x_info : X86VectorVTInfo<16, i8, VR128X, "b">;
121 def v8i16x_info : X86VectorVTInfo<8, i16, VR128X, "w">;
122 def v4i32x_info : X86VectorVTInfo<4, i32, VR128X, "d">;
123 def v2i64x_info : X86VectorVTInfo<2, i64, VR128X, "q">;
124 def v4f32x_info : X86VectorVTInfo<4, f32, VR128X, "ps">;
125 def v2f64x_info : X86VectorVTInfo<2, f64, VR128X, "pd">;
127 // We map scalar types to the smallest (128-bit) vector type
128 // with the appropriate element type. This allows to use the same masking logic.
129 def f32x_info : X86VectorVTInfo<1, f32, VR128X, "ss">;
130 def f64x_info : X86VectorVTInfo<1, f64, VR128X, "sd">;
132 class AVX512VLVectorVTInfo<X86VectorVTInfo i512, X86VectorVTInfo i256,
133 X86VectorVTInfo i128> {
134 X86VectorVTInfo info512 = i512;
135 X86VectorVTInfo info256 = i256;
136 X86VectorVTInfo info128 = i128;
139 def avx512vl_i8_info : AVX512VLVectorVTInfo<v64i8_info, v32i8x_info,
141 def avx512vl_i16_info : AVX512VLVectorVTInfo<v32i16_info, v16i16x_info,
143 def avx512vl_i32_info : AVX512VLVectorVTInfo<v16i32_info, v8i32x_info,
145 def avx512vl_i64_info : AVX512VLVectorVTInfo<v8i64_info, v4i64x_info,
147 def avx512vl_f32_info : AVX512VLVectorVTInfo<v16f32_info, v8f32x_info,
149 def avx512vl_f64_info : AVX512VLVectorVTInfo<v8f64_info, v4f64x_info,
152 // This multiclass generates the masking variants from the non-masking
153 // variant. It only provides the assembly pieces for the masking variants.
154 // It assumes custom ISel patterns for masking which can be provided as
155 // template arguments.
156 multiclass AVX512_maskable_custom<bits<8> O, Format F,
158 dag Ins, dag MaskingIns, dag ZeroMaskingIns,
160 string AttSrcAsm, string IntelSrcAsm,
162 list<dag> MaskingPattern,
163 list<dag> ZeroMaskingPattern,
165 string MaskingConstraint = "",
166 InstrItinClass itin = NoItinerary,
167 bit IsCommutable = 0> {
168 let isCommutable = IsCommutable in
169 def NAME: AVX512<O, F, Outs, Ins,
170 OpcodeStr#"\t{"#AttSrcAsm#", $dst "#Round#"|"#
171 "$dst "#Round#", "#IntelSrcAsm#"}",
174 // Prefer over VMOV*rrk Pat<>
175 let AddedComplexity = 20 in
176 def NAME#k: AVX512<O, F, Outs, MaskingIns,
177 OpcodeStr#"\t{"#AttSrcAsm#", $dst {${mask}}"#Round#"|"#
178 "$dst {${mask}}"#Round#", "#IntelSrcAsm#"}",
179 MaskingPattern, itin>,
181 // In case of the 3src subclass this is overridden with a let.
182 string Constraints = MaskingConstraint;
184 let AddedComplexity = 30 in // Prefer over VMOV*rrkz Pat<>
185 def NAME#kz: AVX512<O, F, Outs, ZeroMaskingIns,
186 OpcodeStr#"\t{"#AttSrcAsm#", $dst {${mask}} {z}"#Round#"|"#
187 "$dst {${mask}} {z}"#Round#", "#IntelSrcAsm#"}",
194 // Common base class of AVX512_maskable and AVX512_maskable_3src.
195 multiclass AVX512_maskable_common<bits<8> O, Format F, X86VectorVTInfo _,
197 dag Ins, dag MaskingIns, dag ZeroMaskingIns,
199 string AttSrcAsm, string IntelSrcAsm,
200 dag RHS, dag MaskingRHS,
201 SDNode Select = vselect, string Round = "",
202 string MaskingConstraint = "",
203 InstrItinClass itin = NoItinerary,
204 bit IsCommutable = 0> :
205 AVX512_maskable_custom<O, F, Outs, Ins, MaskingIns, ZeroMaskingIns, OpcodeStr,
206 AttSrcAsm, IntelSrcAsm,
207 [(set _.RC:$dst, RHS)],
208 [(set _.RC:$dst, MaskingRHS)],
210 (Select _.KRCWM:$mask, RHS, _.ImmAllZerosV))],
211 Round, MaskingConstraint, NoItinerary, IsCommutable>;
213 // This multiclass generates the unconditional/non-masking, the masking and
214 // the zero-masking variant of the vector instruction. In the masking case, the
215 // perserved vector elements come from a new dummy input operand tied to $dst.
216 multiclass AVX512_maskable<bits<8> O, Format F, X86VectorVTInfo _,
217 dag Outs, dag Ins, string OpcodeStr,
218 string AttSrcAsm, string IntelSrcAsm,
219 dag RHS, string Round = "",
220 InstrItinClass itin = NoItinerary,
221 bit IsCommutable = 0> :
222 AVX512_maskable_common<O, F, _, Outs, Ins,
223 !con((ins _.RC:$src0, _.KRCWM:$mask), Ins),
224 !con((ins _.KRCWM:$mask), Ins),
225 OpcodeStr, AttSrcAsm, IntelSrcAsm, RHS,
226 (vselect _.KRCWM:$mask, RHS, _.RC:$src0), vselect,
227 Round, "$src0 = $dst", itin, IsCommutable>;
229 // This multiclass generates the unconditional/non-masking, the masking and
230 // the zero-masking variant of the scalar instruction.
231 multiclass AVX512_maskable_scalar<bits<8> O, Format F, X86VectorVTInfo _,
232 dag Outs, dag Ins, string OpcodeStr,
233 string AttSrcAsm, string IntelSrcAsm,
234 dag RHS, string Round = "",
235 InstrItinClass itin = NoItinerary,
236 bit IsCommutable = 0> :
237 AVX512_maskable_common<O, F, _, Outs, Ins,
238 !con((ins _.RC:$src0, _.KRCWM:$mask), Ins),
239 !con((ins _.KRCWM:$mask), Ins),
240 OpcodeStr, AttSrcAsm, IntelSrcAsm, RHS,
241 (X86select _.KRCWM:$mask, RHS, _.RC:$src0), X86select,
242 Round, "$src0 = $dst", itin, IsCommutable>;
244 // Similar to AVX512_maskable but in this case one of the source operands
245 // ($src1) is already tied to $dst so we just use that for the preserved
246 // vector elements. NOTE that the NonTiedIns (the ins dag) should exclude
248 multiclass AVX512_maskable_3src<bits<8> O, Format F, X86VectorVTInfo _,
249 dag Outs, dag NonTiedIns, string OpcodeStr,
250 string AttSrcAsm, string IntelSrcAsm,
252 AVX512_maskable_common<O, F, _, Outs,
253 !con((ins _.RC:$src1), NonTiedIns),
254 !con((ins _.RC:$src1, _.KRCWM:$mask), NonTiedIns),
255 !con((ins _.RC:$src1, _.KRCWM:$mask), NonTiedIns),
256 OpcodeStr, AttSrcAsm, IntelSrcAsm, RHS,
257 (vselect _.KRCWM:$mask, RHS, _.RC:$src1)>;
260 multiclass AVX512_maskable_in_asm<bits<8> O, Format F, X86VectorVTInfo _,
263 string AttSrcAsm, string IntelSrcAsm,
265 AVX512_maskable_custom<O, F, Outs, Ins,
266 !con((ins _.RC:$src0, _.KRCWM:$mask), Ins),
267 !con((ins _.KRCWM:$mask), Ins),
268 OpcodeStr, AttSrcAsm, IntelSrcAsm, Pattern, [], [], "",
271 // Bitcasts between 512-bit vector types. Return the original type since
272 // no instruction is needed for the conversion
273 let Predicates = [HasAVX512] in {
274 def : Pat<(v8f64 (bitconvert (v8i64 VR512:$src))), (v8f64 VR512:$src)>;
275 def : Pat<(v8f64 (bitconvert (v16i32 VR512:$src))), (v8f64 VR512:$src)>;
276 def : Pat<(v8f64 (bitconvert (v32i16 VR512:$src))), (v8f64 VR512:$src)>;
277 def : Pat<(v8f64 (bitconvert (v64i8 VR512:$src))), (v8f64 VR512:$src)>;
278 def : Pat<(v8f64 (bitconvert (v16f32 VR512:$src))), (v8f64 VR512:$src)>;
279 def : Pat<(v16f32 (bitconvert (v8i64 VR512:$src))), (v16f32 VR512:$src)>;
280 def : Pat<(v16f32 (bitconvert (v16i32 VR512:$src))), (v16f32 VR512:$src)>;
281 def : Pat<(v16f32 (bitconvert (v32i16 VR512:$src))), (v16f32 VR512:$src)>;
282 def : Pat<(v16f32 (bitconvert (v64i8 VR512:$src))), (v16f32 VR512:$src)>;
283 def : Pat<(v16f32 (bitconvert (v8f64 VR512:$src))), (v16f32 VR512:$src)>;
284 def : Pat<(v8i64 (bitconvert (v16i32 VR512:$src))), (v8i64 VR512:$src)>;
285 def : Pat<(v8i64 (bitconvert (v32i16 VR512:$src))), (v8i64 VR512:$src)>;
286 def : Pat<(v8i64 (bitconvert (v64i8 VR512:$src))), (v8i64 VR512:$src)>;
287 def : Pat<(v8i64 (bitconvert (v8f64 VR512:$src))), (v8i64 VR512:$src)>;
288 def : Pat<(v8i64 (bitconvert (v16f32 VR512:$src))), (v8i64 VR512:$src)>;
289 def : Pat<(v16i32 (bitconvert (v8i64 VR512:$src))), (v16i32 VR512:$src)>;
290 def : Pat<(v16i32 (bitconvert (v16f32 VR512:$src))), (v16i32 VR512:$src)>;
291 def : Pat<(v16i32 (bitconvert (v32i16 VR512:$src))), (v16i32 VR512:$src)>;
292 def : Pat<(v16i32 (bitconvert (v64i8 VR512:$src))), (v16i32 VR512:$src)>;
293 def : Pat<(v16i32 (bitconvert (v8f64 VR512:$src))), (v16i32 VR512:$src)>;
294 def : Pat<(v32i16 (bitconvert (v8i64 VR512:$src))), (v32i16 VR512:$src)>;
295 def : Pat<(v32i16 (bitconvert (v16i32 VR512:$src))), (v32i16 VR512:$src)>;
296 def : Pat<(v32i16 (bitconvert (v64i8 VR512:$src))), (v32i16 VR512:$src)>;
297 def : Pat<(v32i16 (bitconvert (v8f64 VR512:$src))), (v32i16 VR512:$src)>;
298 def : Pat<(v32i16 (bitconvert (v16f32 VR512:$src))), (v32i16 VR512:$src)>;
299 def : Pat<(v32i16 (bitconvert (v16f32 VR512:$src))), (v32i16 VR512:$src)>;
300 def : Pat<(v64i8 (bitconvert (v8i64 VR512:$src))), (v64i8 VR512:$src)>;
301 def : Pat<(v64i8 (bitconvert (v16i32 VR512:$src))), (v64i8 VR512:$src)>;
302 def : Pat<(v64i8 (bitconvert (v32i16 VR512:$src))), (v64i8 VR512:$src)>;
303 def : Pat<(v64i8 (bitconvert (v8f64 VR512:$src))), (v64i8 VR512:$src)>;
304 def : Pat<(v64i8 (bitconvert (v16f32 VR512:$src))), (v64i8 VR512:$src)>;
306 def : Pat<(v2i64 (bitconvert (v4i32 VR128X:$src))), (v2i64 VR128X:$src)>;
307 def : Pat<(v2i64 (bitconvert (v8i16 VR128X:$src))), (v2i64 VR128X:$src)>;
308 def : Pat<(v2i64 (bitconvert (v16i8 VR128X:$src))), (v2i64 VR128X:$src)>;
309 def : Pat<(v2i64 (bitconvert (v2f64 VR128X:$src))), (v2i64 VR128X:$src)>;
310 def : Pat<(v2i64 (bitconvert (v4f32 VR128X:$src))), (v2i64 VR128X:$src)>;
311 def : Pat<(v4i32 (bitconvert (v2i64 VR128X:$src))), (v4i32 VR128X:$src)>;
312 def : Pat<(v4i32 (bitconvert (v8i16 VR128X:$src))), (v4i32 VR128X:$src)>;
313 def : Pat<(v4i32 (bitconvert (v16i8 VR128X:$src))), (v4i32 VR128X:$src)>;
314 def : Pat<(v4i32 (bitconvert (v2f64 VR128X:$src))), (v4i32 VR128X:$src)>;
315 def : Pat<(v4i32 (bitconvert (v4f32 VR128X:$src))), (v4i32 VR128X:$src)>;
316 def : Pat<(v8i16 (bitconvert (v2i64 VR128X:$src))), (v8i16 VR128X:$src)>;
317 def : Pat<(v8i16 (bitconvert (v4i32 VR128X:$src))), (v8i16 VR128X:$src)>;
318 def : Pat<(v8i16 (bitconvert (v16i8 VR128X:$src))), (v8i16 VR128X:$src)>;
319 def : Pat<(v8i16 (bitconvert (v2f64 VR128X:$src))), (v8i16 VR128X:$src)>;
320 def : Pat<(v8i16 (bitconvert (v4f32 VR128X:$src))), (v8i16 VR128X:$src)>;
321 def : Pat<(v16i8 (bitconvert (v2i64 VR128X:$src))), (v16i8 VR128X:$src)>;
322 def : Pat<(v16i8 (bitconvert (v4i32 VR128X:$src))), (v16i8 VR128X:$src)>;
323 def : Pat<(v16i8 (bitconvert (v8i16 VR128X:$src))), (v16i8 VR128X:$src)>;
324 def : Pat<(v16i8 (bitconvert (v2f64 VR128X:$src))), (v16i8 VR128X:$src)>;
325 def : Pat<(v16i8 (bitconvert (v4f32 VR128X:$src))), (v16i8 VR128X:$src)>;
326 def : Pat<(v4f32 (bitconvert (v2i64 VR128X:$src))), (v4f32 VR128X:$src)>;
327 def : Pat<(v4f32 (bitconvert (v4i32 VR128X:$src))), (v4f32 VR128X:$src)>;
328 def : Pat<(v4f32 (bitconvert (v8i16 VR128X:$src))), (v4f32 VR128X:$src)>;
329 def : Pat<(v4f32 (bitconvert (v16i8 VR128X:$src))), (v4f32 VR128X:$src)>;
330 def : Pat<(v4f32 (bitconvert (v2f64 VR128X:$src))), (v4f32 VR128X:$src)>;
331 def : Pat<(v2f64 (bitconvert (v2i64 VR128X:$src))), (v2f64 VR128X:$src)>;
332 def : Pat<(v2f64 (bitconvert (v4i32 VR128X:$src))), (v2f64 VR128X:$src)>;
333 def : Pat<(v2f64 (bitconvert (v8i16 VR128X:$src))), (v2f64 VR128X:$src)>;
334 def : Pat<(v2f64 (bitconvert (v16i8 VR128X:$src))), (v2f64 VR128X:$src)>;
335 def : Pat<(v2f64 (bitconvert (v4f32 VR128X:$src))), (v2f64 VR128X:$src)>;
337 // Bitcasts between 256-bit vector types. Return the original type since
338 // no instruction is needed for the conversion
339 def : Pat<(v4f64 (bitconvert (v8f32 VR256X:$src))), (v4f64 VR256X:$src)>;
340 def : Pat<(v4f64 (bitconvert (v8i32 VR256X:$src))), (v4f64 VR256X:$src)>;
341 def : Pat<(v4f64 (bitconvert (v4i64 VR256X:$src))), (v4f64 VR256X:$src)>;
342 def : Pat<(v4f64 (bitconvert (v16i16 VR256X:$src))), (v4f64 VR256X:$src)>;
343 def : Pat<(v4f64 (bitconvert (v32i8 VR256X:$src))), (v4f64 VR256X:$src)>;
344 def : Pat<(v8f32 (bitconvert (v8i32 VR256X:$src))), (v8f32 VR256X:$src)>;
345 def : Pat<(v8f32 (bitconvert (v4i64 VR256X:$src))), (v8f32 VR256X:$src)>;
346 def : Pat<(v8f32 (bitconvert (v4f64 VR256X:$src))), (v8f32 VR256X:$src)>;
347 def : Pat<(v8f32 (bitconvert (v32i8 VR256X:$src))), (v8f32 VR256X:$src)>;
348 def : Pat<(v8f32 (bitconvert (v16i16 VR256X:$src))), (v8f32 VR256X:$src)>;
349 def : Pat<(v4i64 (bitconvert (v8f32 VR256X:$src))), (v4i64 VR256X:$src)>;
350 def : Pat<(v4i64 (bitconvert (v8i32 VR256X:$src))), (v4i64 VR256X:$src)>;
351 def : Pat<(v4i64 (bitconvert (v4f64 VR256X:$src))), (v4i64 VR256X:$src)>;
352 def : Pat<(v4i64 (bitconvert (v32i8 VR256X:$src))), (v4i64 VR256X:$src)>;
353 def : Pat<(v4i64 (bitconvert (v16i16 VR256X:$src))), (v4i64 VR256X:$src)>;
354 def : Pat<(v32i8 (bitconvert (v4f64 VR256X:$src))), (v32i8 VR256X:$src)>;
355 def : Pat<(v32i8 (bitconvert (v4i64 VR256X:$src))), (v32i8 VR256X:$src)>;
356 def : Pat<(v32i8 (bitconvert (v8f32 VR256X:$src))), (v32i8 VR256X:$src)>;
357 def : Pat<(v32i8 (bitconvert (v8i32 VR256X:$src))), (v32i8 VR256X:$src)>;
358 def : Pat<(v32i8 (bitconvert (v16i16 VR256X:$src))), (v32i8 VR256X:$src)>;
359 def : Pat<(v8i32 (bitconvert (v32i8 VR256X:$src))), (v8i32 VR256X:$src)>;
360 def : Pat<(v8i32 (bitconvert (v16i16 VR256X:$src))), (v8i32 VR256X:$src)>;
361 def : Pat<(v8i32 (bitconvert (v8f32 VR256X:$src))), (v8i32 VR256X:$src)>;
362 def : Pat<(v8i32 (bitconvert (v4i64 VR256X:$src))), (v8i32 VR256X:$src)>;
363 def : Pat<(v8i32 (bitconvert (v4f64 VR256X:$src))), (v8i32 VR256X:$src)>;
364 def : Pat<(v16i16 (bitconvert (v8f32 VR256X:$src))), (v16i16 VR256X:$src)>;
365 def : Pat<(v16i16 (bitconvert (v8i32 VR256X:$src))), (v16i16 VR256X:$src)>;
366 def : Pat<(v16i16 (bitconvert (v4i64 VR256X:$src))), (v16i16 VR256X:$src)>;
367 def : Pat<(v16i16 (bitconvert (v4f64 VR256X:$src))), (v16i16 VR256X:$src)>;
368 def : Pat<(v16i16 (bitconvert (v32i8 VR256X:$src))), (v16i16 VR256X:$src)>;
372 // AVX-512: VPXOR instruction writes zero to its upper part, it's safe build zeros.
375 let isReMaterializable = 1, isAsCheapAsAMove = 1, canFoldAsLoad = 1,
376 isPseudo = 1, Predicates = [HasAVX512] in {
377 def AVX512_512_SET0 : I<0, Pseudo, (outs VR512:$dst), (ins), "",
378 [(set VR512:$dst, (v16f32 immAllZerosV))]>;
381 let Predicates = [HasAVX512] in {
382 def : Pat<(v8i64 immAllZerosV), (AVX512_512_SET0)>;
383 def : Pat<(v16i32 immAllZerosV), (AVX512_512_SET0)>;
384 def : Pat<(v8f64 immAllZerosV), (AVX512_512_SET0)>;
387 //===----------------------------------------------------------------------===//
388 // AVX-512 - VECTOR INSERT
391 multiclass vinsert_for_size_no_alt<int Opcode,
392 X86VectorVTInfo From, X86VectorVTInfo To,
393 PatFrag vinsert_insert,
394 SDNodeXForm INSERT_get_vinsert_imm> {
395 let hasSideEffects = 0, ExeDomain = To.ExeDomain in {
396 def rr : AVX512AIi8<Opcode, MRMSrcReg, (outs VR512:$dst),
397 (ins VR512:$src1, From.RC:$src2, i8imm:$src3),
398 "vinsert" # From.EltTypeName # "x" # From.NumElts #
399 "\t{$src3, $src2, $src1, $dst|"
400 "$dst, $src1, $src2, $src3}",
401 [(set To.RC:$dst, (vinsert_insert:$src3 (To.VT VR512:$src1),
402 (From.VT From.RC:$src2),
407 def rm : AVX512AIi8<Opcode, MRMSrcMem, (outs VR512:$dst),
408 (ins VR512:$src1, From.MemOp:$src2, i8imm:$src3),
409 "vinsert" # From.EltTypeName # "x" # From.NumElts #
410 "\t{$src3, $src2, $src1, $dst|"
411 "$dst, $src1, $src2, $src3}",
413 EVEX_4V, EVEX_V512, EVEX_CD8<From.EltSize, From.CD8TupleForm>;
417 multiclass vinsert_for_size<int Opcode,
418 X86VectorVTInfo From, X86VectorVTInfo To,
419 X86VectorVTInfo AltFrom, X86VectorVTInfo AltTo,
420 PatFrag vinsert_insert,
421 SDNodeXForm INSERT_get_vinsert_imm> :
422 vinsert_for_size_no_alt<Opcode, From, To,
423 vinsert_insert, INSERT_get_vinsert_imm> {
424 // Codegen pattern with the alternative types, e.g. v2i64 -> v8i64 for
425 // vinserti32x4. Only add this if 64x2 and friends are not supported
426 // natively via AVX512DQ.
427 let Predicates = [NoDQI] in
428 def : Pat<(vinsert_insert:$ins
429 (AltTo.VT VR512:$src1), (AltFrom.VT From.RC:$src2), (iPTR imm)),
430 (AltTo.VT (!cast<Instruction>(NAME # From.EltSize # "x4rr")
431 VR512:$src1, From.RC:$src2,
432 (INSERT_get_vinsert_imm VR512:$ins)))>;
435 multiclass vinsert_for_type<ValueType EltVT32, int Opcode128,
436 ValueType EltVT64, int Opcode256> {
437 defm NAME # "32x4" : vinsert_for_size<Opcode128,
438 X86VectorVTInfo< 4, EltVT32, VR128X>,
439 X86VectorVTInfo<16, EltVT32, VR512>,
440 X86VectorVTInfo< 2, EltVT64, VR128X>,
441 X86VectorVTInfo< 8, EltVT64, VR512>,
443 INSERT_get_vinsert128_imm>;
444 let Predicates = [HasDQI] in
445 defm NAME # "64x2" : vinsert_for_size_no_alt<Opcode128,
446 X86VectorVTInfo< 2, EltVT64, VR128X>,
447 X86VectorVTInfo< 8, EltVT64, VR512>,
449 INSERT_get_vinsert128_imm>, VEX_W;
450 defm NAME # "64x4" : vinsert_for_size<Opcode256,
451 X86VectorVTInfo< 4, EltVT64, VR256X>,
452 X86VectorVTInfo< 8, EltVT64, VR512>,
453 X86VectorVTInfo< 8, EltVT32, VR256>,
454 X86VectorVTInfo<16, EltVT32, VR512>,
456 INSERT_get_vinsert256_imm>, VEX_W;
457 let Predicates = [HasDQI] in
458 defm NAME # "32x8" : vinsert_for_size_no_alt<Opcode256,
459 X86VectorVTInfo< 8, EltVT32, VR256X>,
460 X86VectorVTInfo<16, EltVT32, VR512>,
462 INSERT_get_vinsert256_imm>;
465 defm VINSERTF : vinsert_for_type<f32, 0x18, f64, 0x1a>;
466 defm VINSERTI : vinsert_for_type<i32, 0x38, i64, 0x3a>;
468 // vinsertps - insert f32 to XMM
469 def VINSERTPSzrr : AVX512AIi8<0x21, MRMSrcReg, (outs VR128X:$dst),
470 (ins VR128X:$src1, VR128X:$src2, i8imm:$src3),
471 "vinsertps\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}",
472 [(set VR128X:$dst, (X86insertps VR128X:$src1, VR128X:$src2, imm:$src3))]>,
474 def VINSERTPSzrm: AVX512AIi8<0x21, MRMSrcMem, (outs VR128X:$dst),
475 (ins VR128X:$src1, f32mem:$src2, i8imm:$src3),
476 "vinsertps\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}",
477 [(set VR128X:$dst, (X86insertps VR128X:$src1,
478 (v4f32 (scalar_to_vector (loadf32 addr:$src2))),
479 imm:$src3))]>, EVEX_4V, EVEX_CD8<32, CD8VT1>;
481 //===----------------------------------------------------------------------===//
482 // AVX-512 VECTOR EXTRACT
485 multiclass vextract_for_size<int Opcode,
486 X86VectorVTInfo From, X86VectorVTInfo To,
487 X86VectorVTInfo AltFrom, X86VectorVTInfo AltTo,
488 PatFrag vextract_extract,
489 SDNodeXForm EXTRACT_get_vextract_imm> {
490 let hasSideEffects = 0, ExeDomain = To.ExeDomain in {
491 defm rr : AVX512_maskable_in_asm<Opcode, MRMDestReg, To, (outs To.RC:$dst),
492 (ins VR512:$src1, i8imm:$idx),
493 "vextract" # To.EltTypeName # "x4",
494 "$idx, $src1", "$src1, $idx",
495 [(set To.RC:$dst, (vextract_extract:$idx (From.VT VR512:$src1),
497 AVX512AIi8Base, EVEX, EVEX_V512;
499 def rm : AVX512AIi8<Opcode, MRMDestMem, (outs),
500 (ins To.MemOp:$dst, VR512:$src1, i8imm:$src2),
501 "vextract" # To.EltTypeName # "x4\t{$src2, $src1, $dst|"
502 "$dst, $src1, $src2}",
503 []>, EVEX, EVEX_V512, EVEX_CD8<To.EltSize, CD8VT4>;
506 // Codegen pattern with the alternative types, e.g. v8i64 -> v2i64 for
508 def : Pat<(vextract_extract:$ext (AltFrom.VT VR512:$src1), (iPTR imm)),
509 (AltTo.VT (!cast<Instruction>(NAME # To.EltSize # "x4rr")
511 (EXTRACT_get_vextract_imm To.RC:$ext)))>;
513 // A 128/256-bit subvector extract from the first 512-bit vector position is
514 // a subregister copy that needs no instruction.
515 def : Pat<(To.VT (extract_subvector (From.VT VR512:$src), (iPTR 0))),
517 (EXTRACT_SUBREG (From.VT VR512:$src), To.SubRegIdx))>;
519 // And for the alternative types.
520 def : Pat<(AltTo.VT (extract_subvector (AltFrom.VT VR512:$src), (iPTR 0))),
522 (EXTRACT_SUBREG (AltFrom.VT VR512:$src), AltTo.SubRegIdx))>;
524 // Intrinsic call with masking.
525 def : Pat<(!cast<Intrinsic>("int_x86_avx512_mask_vextract" # To.EltTypeName #
527 VR512:$src1, (iPTR imm:$idx), To.RC:$src0, GR8:$mask),
528 (!cast<Instruction>(NAME # To.EltSize # "x4rrk") To.RC:$src0,
529 (v4i1 (COPY_TO_REGCLASS GR8:$mask, VK4WM)),
530 VR512:$src1, imm:$idx)>;
532 // Intrinsic call with zero-masking.
533 def : Pat<(!cast<Intrinsic>("int_x86_avx512_mask_vextract" # To.EltTypeName #
535 VR512:$src1, (iPTR imm:$idx), To.ImmAllZerosV, GR8:$mask),
536 (!cast<Instruction>(NAME # To.EltSize # "x4rrkz")
537 (v4i1 (COPY_TO_REGCLASS GR8:$mask, VK4WM)),
538 VR512:$src1, imm:$idx)>;
540 // Intrinsic call without masking.
541 def : Pat<(!cast<Intrinsic>("int_x86_avx512_mask_vextract" # To.EltTypeName #
543 VR512:$src1, (iPTR imm:$idx), To.ImmAllZerosV, (i8 -1)),
544 (!cast<Instruction>(NAME # To.EltSize # "x4rr")
545 VR512:$src1, imm:$idx)>;
548 multiclass vextract_for_type<ValueType EltVT32, int Opcode32,
549 ValueType EltVT64, int Opcode64> {
550 defm NAME # "32x4" : vextract_for_size<Opcode32,
551 X86VectorVTInfo<16, EltVT32, VR512>,
552 X86VectorVTInfo< 4, EltVT32, VR128X>,
553 X86VectorVTInfo< 8, EltVT64, VR512>,
554 X86VectorVTInfo< 2, EltVT64, VR128X>,
556 EXTRACT_get_vextract128_imm>;
557 defm NAME # "64x4" : vextract_for_size<Opcode64,
558 X86VectorVTInfo< 8, EltVT64, VR512>,
559 X86VectorVTInfo< 4, EltVT64, VR256X>,
560 X86VectorVTInfo<16, EltVT32, VR512>,
561 X86VectorVTInfo< 8, EltVT32, VR256>,
563 EXTRACT_get_vextract256_imm>, VEX_W;
566 defm VEXTRACTF : vextract_for_type<f32, 0x19, f64, 0x1b>;
567 defm VEXTRACTI : vextract_for_type<i32, 0x39, i64, 0x3b>;
569 // A 128-bit subvector insert to the first 512-bit vector position
570 // is a subregister copy that needs no instruction.
571 def : Pat<(insert_subvector undef, (v2i64 VR128X:$src), (iPTR 0)),
572 (INSERT_SUBREG (v8i64 (IMPLICIT_DEF)),
573 (INSERT_SUBREG (v4i64 (IMPLICIT_DEF)), VR128X:$src, sub_xmm),
575 def : Pat<(insert_subvector undef, (v2f64 VR128X:$src), (iPTR 0)),
576 (INSERT_SUBREG (v8f64 (IMPLICIT_DEF)),
577 (INSERT_SUBREG (v4f64 (IMPLICIT_DEF)), VR128X:$src, sub_xmm),
579 def : Pat<(insert_subvector undef, (v4i32 VR128X:$src), (iPTR 0)),
580 (INSERT_SUBREG (v16i32 (IMPLICIT_DEF)),
581 (INSERT_SUBREG (v8i32 (IMPLICIT_DEF)), VR128X:$src, sub_xmm),
583 def : Pat<(insert_subvector undef, (v4f32 VR128X:$src), (iPTR 0)),
584 (INSERT_SUBREG (v16f32 (IMPLICIT_DEF)),
585 (INSERT_SUBREG (v8f32 (IMPLICIT_DEF)), VR128X:$src, sub_xmm),
588 def : Pat<(insert_subvector undef, (v4i64 VR256X:$src), (iPTR 0)),
589 (INSERT_SUBREG (v8i64 (IMPLICIT_DEF)), VR256X:$src, sub_ymm)>;
590 def : Pat<(insert_subvector undef, (v4f64 VR256X:$src), (iPTR 0)),
591 (INSERT_SUBREG (v8f64 (IMPLICIT_DEF)), VR256X:$src, sub_ymm)>;
592 def : Pat<(insert_subvector undef, (v8i32 VR256X:$src), (iPTR 0)),
593 (INSERT_SUBREG (v16i32 (IMPLICIT_DEF)), VR256X:$src, sub_ymm)>;
594 def : Pat<(insert_subvector undef, (v8f32 VR256X:$src), (iPTR 0)),
595 (INSERT_SUBREG (v16f32 (IMPLICIT_DEF)), VR256X:$src, sub_ymm)>;
597 // vextractps - extract 32 bits from XMM
598 def VEXTRACTPSzrr : AVX512AIi8<0x17, MRMDestReg, (outs GR32:$dst),
599 (ins VR128X:$src1, i32i8imm:$src2),
600 "vextractps\t{$src2, $src1, $dst|$dst, $src1, $src2}",
601 [(set GR32:$dst, (extractelt (bc_v4i32 (v4f32 VR128X:$src1)), imm:$src2))]>,
604 def VEXTRACTPSzmr : AVX512AIi8<0x17, MRMDestMem, (outs),
605 (ins f32mem:$dst, VR128X:$src1, i32i8imm:$src2),
606 "vextractps\t{$src2, $src1, $dst|$dst, $src1, $src2}",
607 [(store (extractelt (bc_v4i32 (v4f32 VR128X:$src1)), imm:$src2),
608 addr:$dst)]>, EVEX, EVEX_CD8<32, CD8VT1>;
610 //===---------------------------------------------------------------------===//
613 multiclass avx512_fp_broadcast<bits<8> opc, SDNode OpNode, RegisterClass SrcRC,
614 ValueType svt, X86VectorVTInfo _> {
615 defm r : AVX512_maskable<opc, MRMSrcReg, _, (outs _.RC:$dst),
616 (ins SrcRC:$src), "vbroadcast"## !subst("p", "s", _.Suffix),
617 "$src", "$src", (_.VT (OpNode (svt SrcRC:$src)))>,
621 defm m : AVX512_maskable<opc, MRMSrcMem, _, (outs _.RC:$dst),
622 (ins _.ScalarMemOp:$src),
623 "vbroadcast"##!subst("p", "s", _.Suffix), "$src", "$src",
624 (_.VT (OpNode (_.ScalarLdFrag addr:$src)))>,
629 multiclass avx512_fp_broadcast_vl<bits<8> opc, SDNode OpNode,
630 AVX512VLVectorVTInfo _> {
631 defm Z : avx512_fp_broadcast<opc, OpNode, VR128X, _.info128.VT, _.info512>,
634 let Predicates = [HasVLX] in {
635 defm Z256 : avx512_fp_broadcast<opc, OpNode, VR128X, _.info128.VT, _.info256>,
640 let ExeDomain = SSEPackedSingle in {
641 defm VBROADCASTSS : avx512_fp_broadcast_vl<0x18, X86VBroadcast,
642 avx512vl_f32_info>, EVEX_CD8<32, CD8VT1>;
643 let Predicates = [HasVLX] in {
644 defm VBROADCASTSSZ128 : avx512_fp_broadcast<0x18, X86VBroadcast, VR128X,
645 v4f32, v4f32x_info>, EVEX_V128,
646 EVEX_CD8<32, CD8VT1>;
650 let ExeDomain = SSEPackedDouble in {
651 defm VBROADCASTSD : avx512_fp_broadcast_vl<0x19, X86VBroadcast,
652 avx512vl_f64_info>, VEX_W, EVEX_CD8<64, CD8VT1>;
655 // avx512_broadcast_pat introduces patterns for broadcast with a scalar argument.
656 // Later, we can canonize broadcast instructions before ISel phase and
657 // eliminate additional patterns on ISel.
658 // SrcRC_v and SrcRC_s are RegisterClasses for vector and scalar
659 // representations of source
660 multiclass avx512_broadcast_pat<string InstName, SDNode OpNode,
661 X86VectorVTInfo _, RegisterClass SrcRC_v,
662 RegisterClass SrcRC_s> {
663 def : Pat<(_.VT (OpNode (_.EltVT SrcRC_s:$src))),
664 (!cast<Instruction>(InstName##"r")
665 (COPY_TO_REGCLASS SrcRC_s:$src, SrcRC_v))>;
667 let AddedComplexity = 30 in {
668 def : Pat<(_.VT (vselect _.KRCWM:$mask,
669 (OpNode (_.EltVT SrcRC_s:$src)), _.RC:$src0)),
670 (!cast<Instruction>(InstName##"rk") _.RC:$src0, _.KRCWM:$mask,
671 (COPY_TO_REGCLASS SrcRC_s:$src, SrcRC_v))>;
673 def : Pat<(_.VT(vselect _.KRCWM:$mask,
674 (OpNode (_.EltVT SrcRC_s:$src)), _.ImmAllZerosV)),
675 (!cast<Instruction>(InstName##"rkz") _.KRCWM:$mask,
676 (COPY_TO_REGCLASS SrcRC_s:$src, SrcRC_v))>;
680 defm : avx512_broadcast_pat<"VBROADCASTSSZ", X86VBroadcast, v16f32_info,
682 defm : avx512_broadcast_pat<"VBROADCASTSDZ", X86VBroadcast, v8f64_info,
685 let Predicates = [HasVLX] in {
686 defm : avx512_broadcast_pat<"VBROADCASTSSZ256", X86VBroadcast,
687 v8f32x_info, VR128X, FR32X>;
688 defm : avx512_broadcast_pat<"VBROADCASTSSZ128", X86VBroadcast,
689 v4f32x_info, VR128X, FR32X>;
690 defm : avx512_broadcast_pat<"VBROADCASTSDZ256", X86VBroadcast,
691 v4f64x_info, VR128X, FR64X>;
694 def : Pat<(v16f32 (X86VBroadcast (loadf32 addr:$src))),
695 (VBROADCASTSSZm addr:$src)>;
696 def : Pat<(v8f64 (X86VBroadcast (loadf64 addr:$src))),
697 (VBROADCASTSDZm addr:$src)>;
699 def : Pat<(int_x86_avx512_vbroadcast_ss_512 addr:$src),
700 (VBROADCASTSSZm addr:$src)>;
701 def : Pat<(int_x86_avx512_vbroadcast_sd_512 addr:$src),
702 (VBROADCASTSDZm addr:$src)>;
704 multiclass avx512_int_broadcast_reg<bits<8> opc, X86VectorVTInfo _,
705 RegisterClass SrcRC> {
706 defm r : AVX512_maskable_in_asm<opc, MRMSrcReg, _, (outs _.RC:$dst),
707 (ins SrcRC:$src), "vpbroadcast"##_.Suffix,
708 "$src", "$src", []>, T8PD, EVEX;
711 multiclass avx512_int_broadcast_reg_vl<bits<8> opc, AVX512VLVectorVTInfo _,
712 RegisterClass SrcRC, Predicate prd> {
713 let Predicates = [prd] in
714 defm Z : avx512_int_broadcast_reg<opc, _.info512, SrcRC>, EVEX_V512;
715 let Predicates = [prd, HasVLX] in {
716 defm Z256 : avx512_int_broadcast_reg<opc, _.info256, SrcRC>, EVEX_V256;
717 defm Z128 : avx512_int_broadcast_reg<opc, _.info128, SrcRC>, EVEX_V128;
721 defm VPBROADCASTBr : avx512_int_broadcast_reg_vl<0x7A, avx512vl_i8_info, GR32,
723 defm VPBROADCASTWr : avx512_int_broadcast_reg_vl<0x7B, avx512vl_i16_info, GR32,
725 defm VPBROADCASTDr : avx512_int_broadcast_reg_vl<0x7C, avx512vl_i32_info, GR32,
727 defm VPBROADCASTQr : avx512_int_broadcast_reg_vl<0x7C, avx512vl_i64_info, GR64,
730 def : Pat <(v16i32 (X86vzext VK16WM:$mask)),
731 (VPBROADCASTDrZrkz VK16WM:$mask, (i32 (MOV32ri 0x1)))>;
733 def : Pat <(v8i64 (X86vzext VK8WM:$mask)),
734 (VPBROADCASTQrZrkz VK8WM:$mask, (i64 (MOV64ri 0x1)))>;
736 def : Pat<(v16i32 (X86VBroadcast (i32 GR32:$src))),
737 (VPBROADCASTDrZr GR32:$src)>;
738 def : Pat<(v16i32 (X86VBroadcastm VK16WM:$mask, (i32 GR32:$src))),
739 (VPBROADCASTDrZrkz VK16WM:$mask, GR32:$src)>;
740 def : Pat<(v8i64 (X86VBroadcast (i64 GR64:$src))),
741 (VPBROADCASTQrZr GR64:$src)>;
742 def : Pat<(v8i64 (X86VBroadcastm VK8WM:$mask, (i64 GR64:$src))),
743 (VPBROADCASTQrZrkz VK8WM:$mask, GR64:$src)>;
745 def : Pat<(v16i32 (int_x86_avx512_pbroadcastd_i32_512 (i32 GR32:$src))),
746 (VPBROADCASTDrZr GR32:$src)>;
747 def : Pat<(v8i64 (int_x86_avx512_pbroadcastq_i64_512 (i64 GR64:$src))),
748 (VPBROADCASTQrZr GR64:$src)>;
750 def : Pat<(v16i32 (int_x86_avx512_mask_pbroadcast_d_gpr_512 (i32 GR32:$src),
751 (v16i32 immAllZerosV), (i16 GR16:$mask))),
752 (VPBROADCASTDrZrkz (COPY_TO_REGCLASS GR16:$mask, VK16WM), GR32:$src)>;
753 def : Pat<(v8i64 (int_x86_avx512_mask_pbroadcast_q_gpr_512 (i64 GR64:$src),
754 (bc_v8i64 (v16i32 immAllZerosV)), (i8 GR8:$mask))),
755 (VPBROADCASTQrZrkz (COPY_TO_REGCLASS GR8:$mask, VK8WM), GR64:$src)>;
757 multiclass avx512_int_broadcast_rm<bits<8> opc, string OpcodeStr,
758 X86MemOperand x86memop, PatFrag ld_frag,
759 RegisterClass DstRC, ValueType OpVT, ValueType SrcVT,
761 def rr : AVX5128I<opc, MRMSrcReg, (outs DstRC:$dst), (ins VR128X:$src),
762 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
764 (OpVT (X86VBroadcast (SrcVT VR128X:$src))))]>, EVEX;
765 def krr : AVX5128I<opc, MRMSrcReg, (outs DstRC:$dst), (ins KRC:$mask,
767 !strconcat(OpcodeStr,
768 "\t{$src, ${dst} {${mask}} {z}|${dst} {${mask}} {z}, $src}"),
770 (OpVT (X86VBroadcastm KRC:$mask, (SrcVT VR128X:$src))))]>,
773 def rm : AVX5128I<opc, MRMSrcMem, (outs DstRC:$dst), (ins x86memop:$src),
774 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
776 (OpVT (X86VBroadcast (ld_frag addr:$src))))]>, EVEX;
777 def krm : AVX5128I<opc, MRMSrcMem, (outs DstRC:$dst), (ins KRC:$mask,
779 !strconcat(OpcodeStr,
780 "\t{$src, ${dst} {${mask}} {z}|${dst} {${mask}} {z}, $src}"),
781 [(set DstRC:$dst, (OpVT (X86VBroadcastm KRC:$mask,
782 (ld_frag addr:$src))))]>, EVEX, EVEX_KZ;
786 defm VPBROADCASTDZ : avx512_int_broadcast_rm<0x58, "vpbroadcastd", i32mem,
787 loadi32, VR512, v16i32, v4i32, VK16WM>,
788 EVEX_V512, EVEX_CD8<32, CD8VT1>;
789 defm VPBROADCASTQZ : avx512_int_broadcast_rm<0x59, "vpbroadcastq", i64mem,
790 loadi64, VR512, v8i64, v2i64, VK8WM>, EVEX_V512, VEX_W,
791 EVEX_CD8<64, CD8VT1>;
793 multiclass avx512_int_subvec_broadcast_rm<bits<8> opc, string OpcodeStr,
794 X86MemOperand x86memop, PatFrag ld_frag,
797 def rm : AVX5128I<opc, MRMSrcMem, (outs VR512:$dst), (ins x86memop:$src),
798 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
800 def krm : AVX5128I<opc, MRMSrcMem, (outs VR512:$dst), (ins KRC:$mask,
802 !strconcat(OpcodeStr,
803 "\t{$src, ${dst} {${mask}} {z}|${dst} {${mask}} {z}, $src}"),
808 defm VBROADCASTI32X4 : avx512_int_subvec_broadcast_rm<0x5a, "vbroadcasti32x4",
809 i128mem, loadv2i64, VK16WM>,
810 EVEX_V512, EVEX_CD8<32, CD8VT4>;
811 defm VBROADCASTI64X4 : avx512_int_subvec_broadcast_rm<0x5b, "vbroadcasti64x4",
812 i256mem, loadv4i64, VK16WM>, VEX_W,
813 EVEX_V512, EVEX_CD8<64, CD8VT4>;
815 def : Pat<(v16i32 (int_x86_avx512_pbroadcastd_512 (v4i32 VR128X:$src))),
816 (VPBROADCASTDZrr VR128X:$src)>;
817 def : Pat<(v8i64 (int_x86_avx512_pbroadcastq_512 (v2i64 VR128X:$src))),
818 (VPBROADCASTQZrr VR128X:$src)>;
820 def : Pat<(v16f32 (X86VBroadcast (v16f32 VR512:$src))),
821 (VBROADCASTSSZr (EXTRACT_SUBREG (v16f32 VR512:$src), sub_xmm))>;
822 def : Pat<(v8f64 (X86VBroadcast (v8f64 VR512:$src))),
823 (VBROADCASTSDZr (EXTRACT_SUBREG (v8f64 VR512:$src), sub_xmm))>;
825 def : Pat<(v16i32 (X86VBroadcast (v16i32 VR512:$src))),
826 (VPBROADCASTDZrr (EXTRACT_SUBREG (v16i32 VR512:$src), sub_xmm))>;
827 def : Pat<(v8i64 (X86VBroadcast (v8i64 VR512:$src))),
828 (VPBROADCASTQZrr (EXTRACT_SUBREG (v8i64 VR512:$src), sub_xmm))>;
830 def : Pat<(v16f32 (int_x86_avx512_vbroadcast_ss_ps_512 (v4f32 VR128X:$src))),
831 (VBROADCASTSSZr VR128X:$src)>;
832 def : Pat<(v8f64 (int_x86_avx512_vbroadcast_sd_pd_512 (v2f64 VR128X:$src))),
833 (VBROADCASTSDZr VR128X:$src)>;
835 // Provide fallback in case the load node that is used in the patterns above
836 // is used by additional users, which prevents the pattern selection.
837 def : Pat<(v16f32 (X86VBroadcast FR32X:$src)),
838 (VBROADCASTSSZr (COPY_TO_REGCLASS FR32X:$src, VR128X))>;
839 def : Pat<(v8f64 (X86VBroadcast FR64X:$src)),
840 (VBROADCASTSDZr (COPY_TO_REGCLASS FR64X:$src, VR128X))>;
843 let Predicates = [HasAVX512] in {
844 def : Pat<(v8i32 (X86VBroadcastm (v8i1 VK8WM:$mask), (loadi32 addr:$src))),
846 (v16i32 (VPBROADCASTDZkrm (COPY_TO_REGCLASS VK8WM:$mask, VK16WM),
847 addr:$src)), sub_ymm)>;
849 //===----------------------------------------------------------------------===//
850 // AVX-512 BROADCAST MASK TO VECTOR REGISTER
853 multiclass avx512_mask_broadcast<bits<8> opc, string OpcodeStr,
855 let Predicates = [HasCDI] in
856 def Zrr : AVX512XS8I<opc, MRMSrcReg, (outs VR512:$dst), (ins KRC:$src),
857 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
858 []>, EVEX, EVEX_V512;
860 let Predicates = [HasCDI, HasVLX] in {
861 def Z128rr : AVX512XS8I<opc, MRMSrcReg, (outs VR128:$dst), (ins KRC:$src),
862 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
863 []>, EVEX, EVEX_V128;
864 def Z256rr : AVX512XS8I<opc, MRMSrcReg, (outs VR256:$dst), (ins KRC:$src),
865 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
866 []>, EVEX, EVEX_V256;
870 let Predicates = [HasCDI] in {
871 defm VPBROADCASTMW2D : avx512_mask_broadcast<0x3A, "vpbroadcastmw2d",
873 defm VPBROADCASTMB2Q : avx512_mask_broadcast<0x2A, "vpbroadcastmb2q",
877 //===----------------------------------------------------------------------===//
880 // -- immediate form --
881 multiclass avx512_perm_imm<bits<8> opc, string OpcodeStr, SDNode OpNode,
883 let ExeDomain = _.ExeDomain in {
884 def ri : AVX512AIi8<opc, MRMSrcReg, (outs _.RC:$dst),
885 (ins _.RC:$src1, i8imm:$src2),
886 !strconcat(OpcodeStr,
887 "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
889 (_.VT (OpNode _.RC:$src1, (i8 imm:$src2))))]>,
891 def mi : AVX512AIi8<opc, MRMSrcMem, (outs _.RC:$dst),
892 (ins _.MemOp:$src1, i8imm:$src2),
893 !strconcat(OpcodeStr,
894 "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
896 (_.VT (OpNode (_.MemOpFrag addr:$src1),
898 EVEX, EVEX_CD8<_.EltSize, CD8VF>;
902 multiclass avx512_permil<bits<8> OpcImm, bits<8> OpcVar, X86VectorVTInfo _,
903 X86VectorVTInfo Ctrl> :
904 avx512_perm_imm<OpcImm, "vpermil" # _.Suffix, X86VPermilpi, _> {
905 let ExeDomain = _.ExeDomain in {
906 def rr : AVX5128I<OpcVar, MRMSrcReg, (outs _.RC:$dst),
907 (ins _.RC:$src1, _.RC:$src2),
908 !strconcat("vpermil" # _.Suffix,
909 "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
911 (_.VT (X86VPermilpv _.RC:$src1,
912 (Ctrl.VT Ctrl.RC:$src2))))]>,
914 def rm : AVX5128I<OpcVar, MRMSrcMem, (outs _.RC:$dst),
915 (ins _.RC:$src1, Ctrl.MemOp:$src2),
916 !strconcat("vpermil" # _.Suffix,
917 "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
919 (_.VT (X86VPermilpv _.RC:$src1,
920 (Ctrl.VT (Ctrl.MemOpFrag addr:$src2)))))]>,
925 defm VPERMQZ : avx512_perm_imm<0x00, "vpermq", X86VPermi, v8i64_info>,
927 defm VPERMPDZ : avx512_perm_imm<0x01, "vpermpd", X86VPermi, v8f64_info>,
930 defm VPERMILPSZ : avx512_permil<0x04, 0x0C, v16f32_info, v16i32_info>,
932 defm VPERMILPDZ : avx512_permil<0x05, 0x0D, v8f64_info, v8i64_info>,
935 def : Pat<(v16i32 (X86VPermilpi VR512:$src1, (i8 imm:$imm))),
936 (VPERMILPSZri VR512:$src1, imm:$imm)>;
937 def : Pat<(v8i64 (X86VPermilpi VR512:$src1, (i8 imm:$imm))),
938 (VPERMILPDZri VR512:$src1, imm:$imm)>;
940 // -- VPERM - register form --
941 multiclass avx512_perm<bits<8> opc, string OpcodeStr, RegisterClass RC,
942 PatFrag mem_frag, X86MemOperand x86memop, ValueType OpVT> {
944 def rr : AVX5128I<opc, MRMSrcReg, (outs RC:$dst),
945 (ins RC:$src1, RC:$src2),
946 !strconcat(OpcodeStr,
947 "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
949 (OpVT (X86VPermv RC:$src1, RC:$src2)))]>, EVEX_4V;
951 def rm : AVX5128I<opc, MRMSrcMem, (outs RC:$dst),
952 (ins RC:$src1, x86memop:$src2),
953 !strconcat(OpcodeStr,
954 "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
956 (OpVT (X86VPermv RC:$src1, (mem_frag addr:$src2))))]>,
960 defm VPERMDZ : avx512_perm<0x36, "vpermd", VR512, memopv16i32, i512mem,
961 v16i32>, EVEX_V512, EVEX_CD8<32, CD8VF>;
962 defm VPERMQZ : avx512_perm<0x36, "vpermq", VR512, memopv8i64, i512mem,
963 v8i64>, EVEX_V512, VEX_W, EVEX_CD8<64, CD8VF>;
964 let ExeDomain = SSEPackedSingle in
965 defm VPERMPSZ : avx512_perm<0x16, "vpermps", VR512, memopv16f32, f512mem,
966 v16f32>, EVEX_V512, EVEX_CD8<32, CD8VF>;
967 let ExeDomain = SSEPackedDouble in
968 defm VPERMPDZ : avx512_perm<0x16, "vpermpd", VR512, memopv8f64, f512mem,
969 v8f64>, EVEX_V512, VEX_W, EVEX_CD8<64, CD8VF>;
971 // -- VPERM2I - 3 source operands form --
972 multiclass avx512_perm_3src<bits<8> opc, string OpcodeStr, RegisterClass RC,
973 PatFrag mem_frag, X86MemOperand x86memop,
974 SDNode OpNode, ValueType OpVT, RegisterClass KRC> {
975 let Constraints = "$src1 = $dst" in {
976 def rr : AVX5128I<opc, MRMSrcReg, (outs RC:$dst),
977 (ins RC:$src1, RC:$src2, RC:$src3),
978 !strconcat(OpcodeStr,
979 "\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
981 (OpVT (OpNode RC:$src1, RC:$src2, RC:$src3)))]>,
984 def rrk : AVX5128I<opc, MRMSrcReg, (outs RC:$dst),
985 (ins RC:$src1, KRC:$mask, RC:$src2, RC:$src3),
986 !strconcat(OpcodeStr,
987 "\t{$src3, $src2, $dst {${mask}}|"
988 "$dst {${mask}}, $src2, $src3}"),
989 [(set RC:$dst, (OpVT (vselect KRC:$mask,
990 (OpNode RC:$src1, RC:$src2,
995 let AddedComplexity = 30 in // Prefer over VMOV*rrkz Pat<>
996 def rrkz : AVX5128I<opc, MRMSrcReg, (outs RC:$dst),
997 (ins RC:$src1, KRC:$mask, RC:$src2, RC:$src3),
998 !strconcat(OpcodeStr,
999 "\t{$src3, $src2, $dst {${mask}} {z} |",
1000 "$dst {${mask}} {z}, $src2, $src3}"),
1001 [(set RC:$dst, (OpVT (vselect KRC:$mask,
1002 (OpNode RC:$src1, RC:$src2,
1005 (v16i32 immAllZerosV))))))]>,
1008 def rm : AVX5128I<opc, MRMSrcMem, (outs RC:$dst),
1009 (ins RC:$src1, RC:$src2, x86memop:$src3),
1010 !strconcat(OpcodeStr,
1011 "\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
1013 (OpVT (OpNode RC:$src1, RC:$src2,
1014 (mem_frag addr:$src3))))]>, EVEX_4V;
1016 def rmk : AVX5128I<opc, MRMSrcMem, (outs RC:$dst),
1017 (ins RC:$src1, KRC:$mask, RC:$src2, x86memop:$src3),
1018 !strconcat(OpcodeStr,
1019 "\t{$src3, $src2, $dst {${mask}}|"
1020 "$dst {${mask}}, $src2, $src3}"),
1022 (OpVT (vselect KRC:$mask,
1023 (OpNode RC:$src1, RC:$src2,
1024 (mem_frag addr:$src3)),
1028 let AddedComplexity = 10 in // Prefer over the rrkz variant
1029 def rmkz : AVX5128I<opc, MRMSrcMem, (outs RC:$dst),
1030 (ins RC:$src1, KRC:$mask, RC:$src2, x86memop:$src3),
1031 !strconcat(OpcodeStr,
1032 "\t{$src3, $src2, $dst {${mask}} {z}|"
1033 "$dst {${mask}} {z}, $src2, $src3}"),
1035 (OpVT (vselect KRC:$mask,
1036 (OpNode RC:$src1, RC:$src2,
1037 (mem_frag addr:$src3)),
1039 (v16i32 immAllZerosV))))))]>,
1043 defm VPERMI2D : avx512_perm_3src<0x76, "vpermi2d", VR512, memopv16i32,
1044 i512mem, X86VPermiv3, v16i32, VK16WM>,
1045 EVEX_V512, EVEX_CD8<32, CD8VF>;
1046 defm VPERMI2Q : avx512_perm_3src<0x76, "vpermi2q", VR512, memopv8i64,
1047 i512mem, X86VPermiv3, v8i64, VK8WM>,
1048 EVEX_V512, VEX_W, EVEX_CD8<64, CD8VF>;
1049 defm VPERMI2PS : avx512_perm_3src<0x77, "vpermi2ps", VR512, memopv16f32,
1050 i512mem, X86VPermiv3, v16f32, VK16WM>,
1051 EVEX_V512, EVEX_CD8<32, CD8VF>;
1052 defm VPERMI2PD : avx512_perm_3src<0x77, "vpermi2pd", VR512, memopv8f64,
1053 i512mem, X86VPermiv3, v8f64, VK8WM>,
1054 EVEX_V512, VEX_W, EVEX_CD8<64, CD8VF>;
1056 multiclass avx512_perm_table_3src<bits<8> opc, string Suffix, RegisterClass RC,
1057 PatFrag mem_frag, X86MemOperand x86memop,
1058 SDNode OpNode, ValueType OpVT, RegisterClass KRC,
1059 ValueType MaskVT, RegisterClass MRC> :
1060 avx512_perm_3src<opc, "vpermt2"##Suffix, RC, mem_frag, x86memop, OpNode,
1062 def : Pat<(OpVT (!cast<Intrinsic>("int_x86_avx512_mask_vpermt_"##Suffix##"_512")
1063 VR512:$idx, VR512:$src1, VR512:$src2, -1)),
1064 (!cast<Instruction>(NAME#rr) VR512:$src1, VR512:$idx, VR512:$src2)>;
1066 def : Pat<(OpVT (!cast<Intrinsic>("int_x86_avx512_mask_vpermt_"##Suffix##"_512")
1067 VR512:$idx, VR512:$src1, VR512:$src2, MRC:$mask)),
1068 (!cast<Instruction>(NAME#rrk) VR512:$src1,
1069 (MaskVT (COPY_TO_REGCLASS MRC:$mask, KRC)), VR512:$idx, VR512:$src2)>;
1072 defm VPERMT2D : avx512_perm_table_3src<0x7E, "d", VR512, memopv16i32, i512mem,
1073 X86VPermv3, v16i32, VK16WM, v16i1, GR16>,
1074 EVEX_V512, EVEX_CD8<32, CD8VF>;
1075 defm VPERMT2Q : avx512_perm_table_3src<0x7E, "q", VR512, memopv8i64, i512mem,
1076 X86VPermv3, v8i64, VK8WM, v8i1, GR8>,
1077 EVEX_V512, VEX_W, EVEX_CD8<64, CD8VF>;
1078 defm VPERMT2PS : avx512_perm_table_3src<0x7F, "ps", VR512, memopv16f32, i512mem,
1079 X86VPermv3, v16f32, VK16WM, v16i1, GR16>,
1080 EVEX_V512, EVEX_CD8<32, CD8VF>;
1081 defm VPERMT2PD : avx512_perm_table_3src<0x7F, "pd", VR512, memopv8f64, i512mem,
1082 X86VPermv3, v8f64, VK8WM, v8i1, GR8>,
1083 EVEX_V512, VEX_W, EVEX_CD8<64, CD8VF>;
1085 //===----------------------------------------------------------------------===//
1086 // AVX-512 - BLEND using mask
1088 multiclass avx512_blendmask<bits<8> opc, string OpcodeStr,
1089 RegisterClass KRC, RegisterClass RC,
1090 X86MemOperand x86memop, PatFrag mem_frag,
1091 SDNode OpNode, ValueType vt> {
1092 def rr : AVX5128I<opc, MRMSrcReg, (outs RC:$dst),
1093 (ins KRC:$mask, RC:$src1, RC:$src2),
1094 !strconcat(OpcodeStr,
1095 "\t{$src2, $src1, ${dst} {${mask}}|${dst} {${mask}}, $src1, $src2}"),
1096 [(set RC:$dst, (OpNode KRC:$mask, (vt RC:$src2),
1097 (vt RC:$src1)))]>, EVEX_4V, EVEX_K;
1099 def rm : AVX5128I<opc, MRMSrcMem, (outs RC:$dst),
1100 (ins KRC:$mask, RC:$src1, x86memop:$src2),
1101 !strconcat(OpcodeStr,
1102 "\t{$src2, $src1, ${dst} {${mask}}|${dst} {${mask}}, $src1, $src2}"),
1103 []>, EVEX_4V, EVEX_K;
1106 let ExeDomain = SSEPackedSingle in
1107 defm VBLENDMPSZ : avx512_blendmask<0x65, "vblendmps",
1108 VK16WM, VR512, f512mem,
1109 memopv16f32, vselect, v16f32>,
1110 EVEX_CD8<32, CD8VF>, EVEX_V512;
1111 let ExeDomain = SSEPackedDouble in
1112 defm VBLENDMPDZ : avx512_blendmask<0x65, "vblendmpd",
1113 VK8WM, VR512, f512mem,
1114 memopv8f64, vselect, v8f64>,
1115 VEX_W, EVEX_CD8<64, CD8VF>, EVEX_V512;
1117 def : Pat<(v16f32 (int_x86_avx512_mask_blend_ps_512 (v16f32 VR512:$src1),
1118 (v16f32 VR512:$src2), (i16 GR16:$mask))),
1119 (VBLENDMPSZrr (COPY_TO_REGCLASS GR16:$mask, VK16WM),
1120 VR512:$src1, VR512:$src2)>;
1122 def : Pat<(v8f64 (int_x86_avx512_mask_blend_pd_512 (v8f64 VR512:$src1),
1123 (v8f64 VR512:$src2), (i8 GR8:$mask))),
1124 (VBLENDMPDZrr (COPY_TO_REGCLASS GR8:$mask, VK8WM),
1125 VR512:$src1, VR512:$src2)>;
1127 defm VPBLENDMDZ : avx512_blendmask<0x64, "vpblendmd",
1128 VK16WM, VR512, f512mem,
1129 memopv16i32, vselect, v16i32>,
1130 EVEX_CD8<32, CD8VF>, EVEX_V512;
1132 defm VPBLENDMQZ : avx512_blendmask<0x64, "vpblendmq",
1133 VK8WM, VR512, f512mem,
1134 memopv8i64, vselect, v8i64>,
1135 VEX_W, EVEX_CD8<64, CD8VF>, EVEX_V512;
1137 def : Pat<(v16i32 (int_x86_avx512_mask_blend_d_512 (v16i32 VR512:$src1),
1138 (v16i32 VR512:$src2), (i16 GR16:$mask))),
1139 (VPBLENDMDZrr (COPY_TO_REGCLASS GR16:$mask, VK16),
1140 VR512:$src1, VR512:$src2)>;
1142 def : Pat<(v8i64 (int_x86_avx512_mask_blend_q_512 (v8i64 VR512:$src1),
1143 (v8i64 VR512:$src2), (i8 GR8:$mask))),
1144 (VPBLENDMQZrr (COPY_TO_REGCLASS GR8:$mask, VK8),
1145 VR512:$src1, VR512:$src2)>;
1147 let Predicates = [HasAVX512] in {
1148 def : Pat<(v8f32 (vselect (v8i1 VK8WM:$mask), (v8f32 VR256X:$src1),
1149 (v8f32 VR256X:$src2))),
1151 (v16f32 (VBLENDMPSZrr (COPY_TO_REGCLASS VK8WM:$mask, VK16WM),
1152 (v16f32 (SUBREG_TO_REG (i32 0), VR256X:$src2, sub_ymm)),
1153 (v16f32 (SUBREG_TO_REG (i32 0), VR256X:$src1, sub_ymm)))), sub_ymm)>;
1155 def : Pat<(v8i32 (vselect (v8i1 VK8WM:$mask), (v8i32 VR256X:$src1),
1156 (v8i32 VR256X:$src2))),
1158 (v16i32 (VPBLENDMDZrr (COPY_TO_REGCLASS VK8WM:$mask, VK16WM),
1159 (v16i32 (SUBREG_TO_REG (i32 0), VR256X:$src2, sub_ymm)),
1160 (v16i32 (SUBREG_TO_REG (i32 0), VR256X:$src1, sub_ymm)))), sub_ymm)>;
1162 //===----------------------------------------------------------------------===//
1163 // Compare Instructions
1164 //===----------------------------------------------------------------------===//
1166 // avx512_cmp_scalar - AVX512 CMPSS and CMPSD
1167 multiclass avx512_cmp_scalar<RegisterClass RC, X86MemOperand x86memop,
1168 Operand CC, SDNode OpNode, ValueType VT,
1169 PatFrag ld_frag, string asm, string asm_alt> {
1170 def rr : AVX512Ii8<0xC2, MRMSrcReg,
1171 (outs VK1:$dst), (ins RC:$src1, RC:$src2, CC:$cc), asm,
1172 [(set VK1:$dst, (OpNode (VT RC:$src1), RC:$src2, imm:$cc))],
1173 IIC_SSE_ALU_F32S_RR>, EVEX_4V;
1174 def rm : AVX512Ii8<0xC2, MRMSrcMem,
1175 (outs VK1:$dst), (ins RC:$src1, x86memop:$src2, CC:$cc), asm,
1176 [(set VK1:$dst, (OpNode (VT RC:$src1),
1177 (ld_frag addr:$src2), imm:$cc))], IIC_SSE_ALU_F32P_RM>, EVEX_4V;
1178 let isAsmParserOnly = 1, hasSideEffects = 0 in {
1179 def rri_alt : AVX512Ii8<0xC2, MRMSrcReg,
1180 (outs VK1:$dst), (ins RC:$src1, RC:$src2, i8imm:$cc),
1181 asm_alt, [], IIC_SSE_ALU_F32S_RR>, EVEX_4V;
1182 def rmi_alt : AVX512Ii8<0xC2, MRMSrcMem,
1183 (outs VK1:$dst), (ins RC:$src1, x86memop:$src2, i8imm:$cc),
1184 asm_alt, [], IIC_SSE_ALU_F32P_RM>, EVEX_4V;
1188 let Predicates = [HasAVX512] in {
1189 defm VCMPSSZ : avx512_cmp_scalar<FR32X, f32mem, AVXCC, X86cmpms, f32, loadf32,
1190 "vcmp${cc}ss\t{$src2, $src1, $dst|$dst, $src1, $src2}",
1191 "vcmpss\t{$cc, $src2, $src1, $dst|$dst, $src1, $src2, $cc}">,
1193 defm VCMPSDZ : avx512_cmp_scalar<FR64X, f64mem, AVXCC, X86cmpms, f64, loadf64,
1194 "vcmp${cc}sd\t{$src2, $src1, $dst|$dst, $src1, $src2}",
1195 "vcmpsd\t{$cc, $src2, $src1, $dst|$dst, $src1, $src2, $cc}">,
1199 multiclass avx512_icmp_packed<bits<8> opc, string OpcodeStr, SDNode OpNode,
1200 X86VectorVTInfo _> {
1201 def rr : AVX512BI<opc, MRMSrcReg,
1202 (outs _.KRC:$dst), (ins _.RC:$src1, _.RC:$src2),
1203 !strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
1204 [(set _.KRC:$dst, (OpNode (_.VT _.RC:$src1), (_.VT _.RC:$src2)))],
1205 IIC_SSE_ALU_F32P_RR>, EVEX_4V;
1207 def rm : AVX512BI<opc, MRMSrcMem,
1208 (outs _.KRC:$dst), (ins _.RC:$src1, _.MemOp:$src2),
1209 !strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
1210 [(set _.KRC:$dst, (OpNode (_.VT _.RC:$src1),
1211 (_.VT (bitconvert (_.LdFrag addr:$src2)))))],
1212 IIC_SSE_ALU_F32P_RM>, EVEX_4V;
1213 def rrk : AVX512BI<opc, MRMSrcReg,
1214 (outs _.KRC:$dst), (ins _.KRCWM:$mask, _.RC:$src1, _.RC:$src2),
1215 !strconcat(OpcodeStr, "\t{$src2, $src1, $dst {${mask}}|",
1216 "$dst {${mask}}, $src1, $src2}"),
1217 [(set _.KRC:$dst, (and _.KRCWM:$mask,
1218 (OpNode (_.VT _.RC:$src1), (_.VT _.RC:$src2))))],
1219 IIC_SSE_ALU_F32P_RR>, EVEX_4V, EVEX_K;
1221 def rmk : AVX512BI<opc, MRMSrcMem,
1222 (outs _.KRC:$dst), (ins _.KRCWM:$mask, _.RC:$src1, _.MemOp:$src2),
1223 !strconcat(OpcodeStr, "\t{$src2, $src1, $dst {${mask}}|",
1224 "$dst {${mask}}, $src1, $src2}"),
1225 [(set _.KRC:$dst, (and _.KRCWM:$mask,
1226 (OpNode (_.VT _.RC:$src1),
1228 (_.LdFrag addr:$src2))))))],
1229 IIC_SSE_ALU_F32P_RM>, EVEX_4V, EVEX_K;
1232 multiclass avx512_icmp_packed_rmb<bits<8> opc, string OpcodeStr, SDNode OpNode,
1233 X86VectorVTInfo _> :
1234 avx512_icmp_packed<opc, OpcodeStr, OpNode, _> {
1235 let mayLoad = 1 in {
1236 def rmb : AVX512BI<opc, MRMSrcMem,
1237 (outs _.KRC:$dst), (ins _.RC:$src1, _.ScalarMemOp:$src2),
1238 !strconcat(OpcodeStr, "\t{${src2}", _.BroadcastStr, ", $src1, $dst",
1239 "|$dst, $src1, ${src2}", _.BroadcastStr, "}"),
1240 [(set _.KRC:$dst, (OpNode (_.VT _.RC:$src1),
1241 (X86VBroadcast (_.ScalarLdFrag addr:$src2))))],
1242 IIC_SSE_ALU_F32P_RM>, EVEX_4V, EVEX_B;
1243 def rmbk : AVX512BI<opc, MRMSrcMem,
1244 (outs _.KRC:$dst), (ins _.KRCWM:$mask, _.RC:$src1,
1245 _.ScalarMemOp:$src2),
1246 !strconcat(OpcodeStr,
1247 "\t{${src2}", _.BroadcastStr, ", $src1, $dst {${mask}}|",
1248 "$dst {${mask}}, $src1, ${src2}", _.BroadcastStr, "}"),
1249 [(set _.KRC:$dst, (and _.KRCWM:$mask,
1250 (OpNode (_.VT _.RC:$src1),
1252 (_.ScalarLdFrag addr:$src2)))))],
1253 IIC_SSE_ALU_F32P_RM>, EVEX_4V, EVEX_K, EVEX_B;
1257 multiclass avx512_icmp_packed_vl<bits<8> opc, string OpcodeStr, SDNode OpNode,
1258 AVX512VLVectorVTInfo VTInfo, Predicate prd> {
1259 let Predicates = [prd] in
1260 defm Z : avx512_icmp_packed<opc, OpcodeStr, OpNode, VTInfo.info512>,
1263 let Predicates = [prd, HasVLX] in {
1264 defm Z256 : avx512_icmp_packed<opc, OpcodeStr, OpNode, VTInfo.info256>,
1266 defm Z128 : avx512_icmp_packed<opc, OpcodeStr, OpNode, VTInfo.info128>,
1271 multiclass avx512_icmp_packed_rmb_vl<bits<8> opc, string OpcodeStr,
1272 SDNode OpNode, AVX512VLVectorVTInfo VTInfo,
1274 let Predicates = [prd] in
1275 defm Z : avx512_icmp_packed_rmb<opc, OpcodeStr, OpNode, VTInfo.info512>,
1278 let Predicates = [prd, HasVLX] in {
1279 defm Z256 : avx512_icmp_packed_rmb<opc, OpcodeStr, OpNode, VTInfo.info256>,
1281 defm Z128 : avx512_icmp_packed_rmb<opc, OpcodeStr, OpNode, VTInfo.info128>,
1286 defm VPCMPEQB : avx512_icmp_packed_vl<0x74, "vpcmpeqb", X86pcmpeqm,
1287 avx512vl_i8_info, HasBWI>,
1290 defm VPCMPEQW : avx512_icmp_packed_vl<0x75, "vpcmpeqw", X86pcmpeqm,
1291 avx512vl_i16_info, HasBWI>,
1292 EVEX_CD8<16, CD8VF>;
1294 defm VPCMPEQD : avx512_icmp_packed_rmb_vl<0x76, "vpcmpeqd", X86pcmpeqm,
1295 avx512vl_i32_info, HasAVX512>,
1296 EVEX_CD8<32, CD8VF>;
1298 defm VPCMPEQQ : avx512_icmp_packed_rmb_vl<0x29, "vpcmpeqq", X86pcmpeqm,
1299 avx512vl_i64_info, HasAVX512>,
1300 T8PD, VEX_W, EVEX_CD8<64, CD8VF>;
1302 defm VPCMPGTB : avx512_icmp_packed_vl<0x64, "vpcmpgtb", X86pcmpgtm,
1303 avx512vl_i8_info, HasBWI>,
1306 defm VPCMPGTW : avx512_icmp_packed_vl<0x65, "vpcmpgtw", X86pcmpgtm,
1307 avx512vl_i16_info, HasBWI>,
1308 EVEX_CD8<16, CD8VF>;
1310 defm VPCMPGTD : avx512_icmp_packed_rmb_vl<0x66, "vpcmpgtd", X86pcmpgtm,
1311 avx512vl_i32_info, HasAVX512>,
1312 EVEX_CD8<32, CD8VF>;
1314 defm VPCMPGTQ : avx512_icmp_packed_rmb_vl<0x37, "vpcmpgtq", X86pcmpgtm,
1315 avx512vl_i64_info, HasAVX512>,
1316 T8PD, VEX_W, EVEX_CD8<64, CD8VF>;
1318 def : Pat<(v8i1 (X86pcmpgtm (v8i32 VR256X:$src1), (v8i32 VR256X:$src2))),
1319 (COPY_TO_REGCLASS (VPCMPGTDZrr
1320 (v16i32 (SUBREG_TO_REG (i32 0), VR256X:$src1, sub_ymm)),
1321 (v16i32 (SUBREG_TO_REG (i32 0), VR256X:$src2, sub_ymm))), VK8)>;
1323 def : Pat<(v8i1 (X86pcmpeqm (v8i32 VR256X:$src1), (v8i32 VR256X:$src2))),
1324 (COPY_TO_REGCLASS (VPCMPEQDZrr
1325 (v16i32 (SUBREG_TO_REG (i32 0), VR256X:$src1, sub_ymm)),
1326 (v16i32 (SUBREG_TO_REG (i32 0), VR256X:$src2, sub_ymm))), VK8)>;
1328 multiclass avx512_icmp_cc<bits<8> opc, string Suffix, SDNode OpNode,
1329 X86VectorVTInfo _> {
1330 def rri : AVX512AIi8<opc, MRMSrcReg,
1331 (outs _.KRC:$dst), (ins _.RC:$src1, _.RC:$src2, AVXCC:$cc),
1332 !strconcat("vpcmp${cc}", Suffix,
1333 "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
1334 [(set _.KRC:$dst, (OpNode (_.VT _.RC:$src1), (_.VT _.RC:$src2),
1336 IIC_SSE_ALU_F32P_RR>, EVEX_4V;
1338 def rmi : AVX512AIi8<opc, MRMSrcMem,
1339 (outs _.KRC:$dst), (ins _.RC:$src1, _.MemOp:$src2, AVXCC:$cc),
1340 !strconcat("vpcmp${cc}", Suffix,
1341 "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
1342 [(set _.KRC:$dst, (OpNode (_.VT _.RC:$src1),
1343 (_.VT (bitconvert (_.LdFrag addr:$src2))),
1345 IIC_SSE_ALU_F32P_RM>, EVEX_4V;
1346 def rrik : AVX512AIi8<opc, MRMSrcReg,
1347 (outs _.KRC:$dst), (ins _.KRCWM:$mask, _.RC:$src1, _.RC:$src2,
1349 !strconcat("vpcmp${cc}", Suffix,
1350 "\t{$src2, $src1, $dst {${mask}}|",
1351 "$dst {${mask}}, $src1, $src2}"),
1352 [(set _.KRC:$dst, (and _.KRCWM:$mask,
1353 (OpNode (_.VT _.RC:$src1), (_.VT _.RC:$src2),
1355 IIC_SSE_ALU_F32P_RR>, EVEX_4V, EVEX_K;
1357 def rmik : AVX512AIi8<opc, MRMSrcMem,
1358 (outs _.KRC:$dst), (ins _.KRCWM:$mask, _.RC:$src1, _.MemOp:$src2,
1360 !strconcat("vpcmp${cc}", Suffix,
1361 "\t{$src2, $src1, $dst {${mask}}|",
1362 "$dst {${mask}}, $src1, $src2}"),
1363 [(set _.KRC:$dst, (and _.KRCWM:$mask,
1364 (OpNode (_.VT _.RC:$src1),
1365 (_.VT (bitconvert (_.LdFrag addr:$src2))),
1367 IIC_SSE_ALU_F32P_RM>, EVEX_4V, EVEX_K;
1369 // Accept explicit immediate argument form instead of comparison code.
1370 let isAsmParserOnly = 1, hasSideEffects = 0 in {
1371 def rri_alt : AVX512AIi8<opc, MRMSrcReg,
1372 (outs _.KRC:$dst), (ins _.RC:$src1, _.RC:$src2, i8imm:$cc),
1373 !strconcat("vpcmp", Suffix, "\t{$cc, $src2, $src1, $dst|",
1374 "$dst, $src1, $src2, $cc}"),
1375 [], IIC_SSE_ALU_F32P_RR>, EVEX_4V;
1376 def rmi_alt : AVX512AIi8<opc, MRMSrcMem,
1377 (outs _.KRC:$dst), (ins _.RC:$src1, _.MemOp:$src2, i8imm:$cc),
1378 !strconcat("vpcmp", Suffix, "\t{$cc, $src2, $src1, $dst|",
1379 "$dst, $src1, $src2, $cc}"),
1380 [], IIC_SSE_ALU_F32P_RM>, EVEX_4V;
1381 def rrik_alt : AVX512AIi8<opc, MRMSrcReg,
1382 (outs _.KRC:$dst), (ins _.KRCWM:$mask, _.RC:$src1, _.RC:$src2,
1384 !strconcat("vpcmp", Suffix,
1385 "\t{$cc, $src2, $src1, $dst {${mask}}|",
1386 "$dst {${mask}}, $src1, $src2, $cc}"),
1387 [], IIC_SSE_ALU_F32P_RR>, EVEX_4V, EVEX_K;
1388 def rmik_alt : AVX512AIi8<opc, MRMSrcMem,
1389 (outs _.KRC:$dst), (ins _.KRCWM:$mask, _.RC:$src1, _.MemOp:$src2,
1391 !strconcat("vpcmp", Suffix,
1392 "\t{$cc, $src2, $src1, $dst {${mask}}|",
1393 "$dst {${mask}}, $src1, $src2, $cc}"),
1394 [], IIC_SSE_ALU_F32P_RM>, EVEX_4V, EVEX_K;
1398 multiclass avx512_icmp_cc_rmb<bits<8> opc, string Suffix, SDNode OpNode,
1399 X86VectorVTInfo _> :
1400 avx512_icmp_cc<opc, Suffix, OpNode, _> {
1401 let mayLoad = 1 in {
1402 def rmib : AVX512AIi8<opc, MRMSrcMem,
1403 (outs _.KRC:$dst), (ins _.RC:$src1, _.ScalarMemOp:$src2,
1405 !strconcat("vpcmp${cc}", Suffix,
1406 "\t{${src2}", _.BroadcastStr, ", $src1, $dst|",
1407 "$dst, $src1, ${src2}", _.BroadcastStr, "}"),
1408 [(set _.KRC:$dst, (OpNode (_.VT _.RC:$src1),
1409 (X86VBroadcast (_.ScalarLdFrag addr:$src2)),
1411 IIC_SSE_ALU_F32P_RM>, EVEX_4V, EVEX_B;
1412 def rmibk : AVX512AIi8<opc, MRMSrcMem,
1413 (outs _.KRC:$dst), (ins _.KRCWM:$mask, _.RC:$src1,
1414 _.ScalarMemOp:$src2, AVXCC:$cc),
1415 !strconcat("vpcmp${cc}", Suffix,
1416 "\t{${src2}", _.BroadcastStr, ", $src1, $dst {${mask}}|",
1417 "$dst {${mask}}, $src1, ${src2}", _.BroadcastStr, "}"),
1418 [(set _.KRC:$dst, (and _.KRCWM:$mask,
1419 (OpNode (_.VT _.RC:$src1),
1420 (X86VBroadcast (_.ScalarLdFrag addr:$src2)),
1422 IIC_SSE_ALU_F32P_RM>, EVEX_4V, EVEX_K, EVEX_B;
1425 // Accept explicit immediate argument form instead of comparison code.
1426 let isAsmParserOnly = 1, hasSideEffects = 0 in {
1427 def rmib_alt : AVX512AIi8<opc, MRMSrcMem,
1428 (outs _.KRC:$dst), (ins _.RC:$src1, _.ScalarMemOp:$src2,
1430 !strconcat("vpcmp", Suffix,
1431 "\t{$cc, ${src2}", _.BroadcastStr, ", $src1, $dst|",
1432 "$dst, $src1, ${src2}", _.BroadcastStr, ", $cc}"),
1433 [], IIC_SSE_ALU_F32P_RM>, EVEX_4V, EVEX_B;
1434 def rmibk_alt : AVX512AIi8<opc, MRMSrcMem,
1435 (outs _.KRC:$dst), (ins _.KRCWM:$mask, _.RC:$src1,
1436 _.ScalarMemOp:$src2, i8imm:$cc),
1437 !strconcat("vpcmp", Suffix,
1438 "\t{$cc, ${src2}", _.BroadcastStr, ", $src1, $dst {${mask}}|",
1439 "$dst {${mask}}, $src1, ${src2}", _.BroadcastStr, ", $cc}"),
1440 [], IIC_SSE_ALU_F32P_RM>, EVEX_4V, EVEX_K, EVEX_B;
1444 multiclass avx512_icmp_cc_vl<bits<8> opc, string Suffix, SDNode OpNode,
1445 AVX512VLVectorVTInfo VTInfo, Predicate prd> {
1446 let Predicates = [prd] in
1447 defm Z : avx512_icmp_cc<opc, Suffix, OpNode, VTInfo.info512>, EVEX_V512;
1449 let Predicates = [prd, HasVLX] in {
1450 defm Z256 : avx512_icmp_cc<opc, Suffix, OpNode, VTInfo.info256>, EVEX_V256;
1451 defm Z128 : avx512_icmp_cc<opc, Suffix, OpNode, VTInfo.info128>, EVEX_V128;
1455 multiclass avx512_icmp_cc_rmb_vl<bits<8> opc, string Suffix, SDNode OpNode,
1456 AVX512VLVectorVTInfo VTInfo, Predicate prd> {
1457 let Predicates = [prd] in
1458 defm Z : avx512_icmp_cc_rmb<opc, Suffix, OpNode, VTInfo.info512>,
1461 let Predicates = [prd, HasVLX] in {
1462 defm Z256 : avx512_icmp_cc_rmb<opc, Suffix, OpNode, VTInfo.info256>,
1464 defm Z128 : avx512_icmp_cc_rmb<opc, Suffix, OpNode, VTInfo.info128>,
1469 defm VPCMPB : avx512_icmp_cc_vl<0x3F, "b", X86cmpm, avx512vl_i8_info,
1470 HasBWI>, EVEX_CD8<8, CD8VF>;
1471 defm VPCMPUB : avx512_icmp_cc_vl<0x3E, "ub", X86cmpmu, avx512vl_i8_info,
1472 HasBWI>, EVEX_CD8<8, CD8VF>;
1474 defm VPCMPW : avx512_icmp_cc_vl<0x3F, "w", X86cmpm, avx512vl_i16_info,
1475 HasBWI>, VEX_W, EVEX_CD8<16, CD8VF>;
1476 defm VPCMPUW : avx512_icmp_cc_vl<0x3E, "uw", X86cmpmu, avx512vl_i16_info,
1477 HasBWI>, VEX_W, EVEX_CD8<16, CD8VF>;
1479 defm VPCMPD : avx512_icmp_cc_rmb_vl<0x1F, "d", X86cmpm, avx512vl_i32_info,
1480 HasAVX512>, EVEX_CD8<32, CD8VF>;
1481 defm VPCMPUD : avx512_icmp_cc_rmb_vl<0x1E, "ud", X86cmpmu, avx512vl_i32_info,
1482 HasAVX512>, EVEX_CD8<32, CD8VF>;
1484 defm VPCMPQ : avx512_icmp_cc_rmb_vl<0x1F, "q", X86cmpm, avx512vl_i64_info,
1485 HasAVX512>, VEX_W, EVEX_CD8<64, CD8VF>;
1486 defm VPCMPUQ : avx512_icmp_cc_rmb_vl<0x1E, "uq", X86cmpmu, avx512vl_i64_info,
1487 HasAVX512>, VEX_W, EVEX_CD8<64, CD8VF>;
1489 // avx512_cmp_packed - compare packed instructions
1490 multiclass avx512_cmp_packed<RegisterClass KRC, RegisterClass RC,
1491 X86MemOperand x86memop, ValueType vt,
1492 string suffix, Domain d> {
1493 def rri : AVX512PIi8<0xC2, MRMSrcReg,
1494 (outs KRC:$dst), (ins RC:$src1, RC:$src2, AVXCC:$cc),
1495 !strconcat("vcmp${cc}", suffix,
1496 "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
1497 [(set KRC:$dst, (X86cmpm (vt RC:$src1), (vt RC:$src2), imm:$cc))], d>;
1498 def rrib: AVX512PIi8<0xC2, MRMSrcReg,
1499 (outs KRC:$dst), (ins RC:$src1, RC:$src2, AVXCC:$cc),
1500 !strconcat("vcmp${cc}", suffix,
1501 "\t{{sae}, $src2, $src1, $dst|$dst, $src1, $src2, {sae}}"),
1503 def rmi : AVX512PIi8<0xC2, MRMSrcMem,
1504 (outs KRC:$dst), (ins RC:$src1, x86memop:$src2, AVXCC:$cc),
1505 !strconcat("vcmp${cc}", suffix,
1506 "\t{$src2, $src1, $dst|$dst, $src1, $src2, $cc}"),
1508 (X86cmpm (vt RC:$src1), (memop addr:$src2), imm:$cc))], d>;
1510 // Accept explicit immediate argument form instead of comparison code.
1511 let isAsmParserOnly = 1, hasSideEffects = 0 in {
1512 def rri_alt : AVX512PIi8<0xC2, MRMSrcReg,
1513 (outs KRC:$dst), (ins RC:$src1, RC:$src2, i8imm:$cc),
1514 !strconcat("vcmp", suffix,
1515 "\t{$cc, $src2, $src1, $dst|$dst, $src1, $src2, $cc}"), [], d>;
1516 def rmi_alt : AVX512PIi8<0xC2, MRMSrcMem,
1517 (outs KRC:$dst), (ins RC:$src1, x86memop:$src2, i8imm:$cc),
1518 !strconcat("vcmp", suffix,
1519 "\t{$cc, $src2, $src1, $dst|$dst, $src1, $src2, $cc}"), [], d>;
1523 defm VCMPPSZ : avx512_cmp_packed<VK16, VR512, f512mem, v16f32,
1524 "ps", SSEPackedSingle>, PS, EVEX_4V, EVEX_V512,
1525 EVEX_CD8<32, CD8VF>;
1526 defm VCMPPDZ : avx512_cmp_packed<VK8, VR512, f512mem, v8f64,
1527 "pd", SSEPackedDouble>, PD, EVEX_4V, VEX_W, EVEX_V512,
1528 EVEX_CD8<64, CD8VF>;
1530 def : Pat<(v8i1 (X86cmpm (v8f32 VR256X:$src1), (v8f32 VR256X:$src2), imm:$cc)),
1531 (COPY_TO_REGCLASS (VCMPPSZrri
1532 (v16f32 (SUBREG_TO_REG (i32 0), VR256X:$src1, sub_ymm)),
1533 (v16f32 (SUBREG_TO_REG (i32 0), VR256X:$src2, sub_ymm)),
1535 def : Pat<(v8i1 (X86cmpm (v8i32 VR256X:$src1), (v8i32 VR256X:$src2), imm:$cc)),
1536 (COPY_TO_REGCLASS (VPCMPDZrri
1537 (v16i32 (SUBREG_TO_REG (i32 0), VR256X:$src1, sub_ymm)),
1538 (v16i32 (SUBREG_TO_REG (i32 0), VR256X:$src2, sub_ymm)),
1540 def : Pat<(v8i1 (X86cmpmu (v8i32 VR256X:$src1), (v8i32 VR256X:$src2), imm:$cc)),
1541 (COPY_TO_REGCLASS (VPCMPUDZrri
1542 (v16i32 (SUBREG_TO_REG (i32 0), VR256X:$src1, sub_ymm)),
1543 (v16i32 (SUBREG_TO_REG (i32 0), VR256X:$src2, sub_ymm)),
1546 def : Pat<(i16 (int_x86_avx512_mask_cmp_ps_512 (v16f32 VR512:$src1),
1547 (v16f32 VR512:$src2), imm:$cc, (i16 -1),
1549 (COPY_TO_REGCLASS (VCMPPSZrrib VR512:$src1, VR512:$src2,
1550 (I8Imm imm:$cc)), GR16)>;
1552 def : Pat<(i8 (int_x86_avx512_mask_cmp_pd_512 (v8f64 VR512:$src1),
1553 (v8f64 VR512:$src2), imm:$cc, (i8 -1),
1555 (COPY_TO_REGCLASS (VCMPPDZrrib VR512:$src1, VR512:$src2,
1556 (I8Imm imm:$cc)), GR8)>;
1558 def : Pat<(i16 (int_x86_avx512_mask_cmp_ps_512 (v16f32 VR512:$src1),
1559 (v16f32 VR512:$src2), imm:$cc, (i16 -1),
1561 (COPY_TO_REGCLASS (VCMPPSZrri VR512:$src1, VR512:$src2,
1562 (I8Imm imm:$cc)), GR16)>;
1564 def : Pat<(i8 (int_x86_avx512_mask_cmp_pd_512 (v8f64 VR512:$src1),
1565 (v8f64 VR512:$src2), imm:$cc, (i8 -1),
1567 (COPY_TO_REGCLASS (VCMPPDZrri VR512:$src1, VR512:$src2,
1568 (I8Imm imm:$cc)), GR8)>;
1570 // Mask register copy, including
1571 // - copy between mask registers
1572 // - load/store mask registers
1573 // - copy from GPR to mask register and vice versa
1575 multiclass avx512_mask_mov<bits<8> opc_kk, bits<8> opc_km, bits<8> opc_mk,
1576 string OpcodeStr, RegisterClass KRC,
1577 ValueType vvt, ValueType ivt, X86MemOperand x86memop> {
1578 let hasSideEffects = 0 in {
1579 def kk : I<opc_kk, MRMSrcReg, (outs KRC:$dst), (ins KRC:$src),
1580 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"), []>;
1582 def km : I<opc_km, MRMSrcMem, (outs KRC:$dst), (ins x86memop:$src),
1583 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
1584 [(set KRC:$dst, (vvt (bitconvert (ivt (load addr:$src)))))]>;
1586 def mk : I<opc_mk, MRMDestMem, (outs), (ins x86memop:$dst, KRC:$src),
1587 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"), []>;
1591 multiclass avx512_mask_mov_gpr<bits<8> opc_kr, bits<8> opc_rk,
1593 RegisterClass KRC, RegisterClass GRC> {
1594 let hasSideEffects = 0 in {
1595 def kr : I<opc_kr, MRMSrcReg, (outs KRC:$dst), (ins GRC:$src),
1596 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"), []>;
1597 def rk : I<opc_rk, MRMSrcReg, (outs GRC:$dst), (ins KRC:$src),
1598 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"), []>;
1602 let Predicates = [HasDQI] in
1603 defm KMOVB : avx512_mask_mov<0x90, 0x90, 0x91, "kmovb", VK8, v8i1, i8,
1605 avx512_mask_mov_gpr<0x92, 0x93, "kmovb", VK8, GR32>,
1608 let Predicates = [HasAVX512] in
1609 defm KMOVW : avx512_mask_mov<0x90, 0x90, 0x91, "kmovw", VK16, v16i1, i16,
1611 avx512_mask_mov_gpr<0x92, 0x93, "kmovw", VK16, GR32>,
1614 let Predicates = [HasBWI] in {
1615 defm KMOVD : avx512_mask_mov<0x90, 0x90, 0x91, "kmovd", VK32, v32i1, i32,
1616 i32mem>, VEX, PD, VEX_W;
1617 defm KMOVD : avx512_mask_mov_gpr<0x92, 0x93, "kmovd", VK32, GR32>,
1621 let Predicates = [HasBWI] in {
1622 defm KMOVQ : avx512_mask_mov<0x90, 0x90, 0x91, "kmovq", VK64, v64i1, i64,
1623 i64mem>, VEX, PS, VEX_W;
1624 defm KMOVQ : avx512_mask_mov_gpr<0x92, 0x93, "kmovq", VK64, GR64>,
1628 // GR from/to mask register
1629 let Predicates = [HasDQI] in {
1630 def : Pat<(v8i1 (bitconvert (i8 GR8:$src))),
1631 (KMOVBkr (SUBREG_TO_REG (i32 0), GR8:$src, sub_8bit))>;
1632 def : Pat<(i8 (bitconvert (v8i1 VK8:$src))),
1633 (EXTRACT_SUBREG (KMOVBrk VK8:$src), sub_8bit)>;
1635 let Predicates = [HasAVX512] in {
1636 def : Pat<(v16i1 (bitconvert (i16 GR16:$src))),
1637 (KMOVWkr (SUBREG_TO_REG (i32 0), GR16:$src, sub_16bit))>;
1638 def : Pat<(i16 (bitconvert (v16i1 VK16:$src))),
1639 (EXTRACT_SUBREG (KMOVWrk VK16:$src), sub_16bit)>;
1641 let Predicates = [HasBWI] in {
1642 def : Pat<(v32i1 (bitconvert (i32 GR32:$src))), (KMOVDkr GR32:$src)>;
1643 def : Pat<(i32 (bitconvert (v32i1 VK32:$src))), (KMOVDrk VK32:$src)>;
1645 let Predicates = [HasBWI] in {
1646 def : Pat<(v64i1 (bitconvert (i64 GR64:$src))), (KMOVQkr GR64:$src)>;
1647 def : Pat<(i64 (bitconvert (v64i1 VK64:$src))), (KMOVQrk VK64:$src)>;
1651 let Predicates = [HasDQI] in {
1652 def : Pat<(store (i8 (bitconvert (v8i1 VK8:$src))), addr:$dst),
1653 (KMOVBmk addr:$dst, VK8:$src)>;
1655 let Predicates = [HasAVX512] in {
1656 def : Pat<(store (i16 (bitconvert (v16i1 VK16:$src))), addr:$dst),
1657 (KMOVWmk addr:$dst, VK16:$src)>;
1658 def : Pat<(store (i8 (bitconvert (v8i1 VK8:$src))), addr:$dst),
1659 (KMOVWmk addr:$dst, (COPY_TO_REGCLASS VK8:$src, VK16))>;
1660 def : Pat<(i1 (load addr:$src)),
1661 (COPY_TO_REGCLASS (KMOVWkm addr:$src), VK1)>;
1662 def : Pat<(v8i1 (bitconvert (i8 (load addr:$src)))),
1663 (COPY_TO_REGCLASS (KMOVWkm addr:$src), VK8)>;
1665 let Predicates = [HasBWI] in {
1666 def : Pat<(store (i32 (bitconvert (v32i1 VK32:$src))), addr:$dst),
1667 (KMOVDmk addr:$dst, VK32:$src)>;
1669 let Predicates = [HasBWI] in {
1670 def : Pat<(store (i64 (bitconvert (v64i1 VK64:$src))), addr:$dst),
1671 (KMOVQmk addr:$dst, VK64:$src)>;
1674 let Predicates = [HasAVX512] in {
1675 def : Pat<(i1 (trunc (i64 GR64:$src))),
1676 (COPY_TO_REGCLASS (KMOVWkr (AND32ri (EXTRACT_SUBREG $src, sub_32bit),
1679 def : Pat<(i1 (trunc (i32 GR32:$src))),
1680 (COPY_TO_REGCLASS (KMOVWkr (AND32ri $src, (i32 1))), VK1)>;
1682 def : Pat<(i1 (trunc (i8 GR8:$src))),
1684 (KMOVWkr (AND32ri (SUBREG_TO_REG (i32 0), GR8:$src, sub_8bit), (i32 1))),
1686 def : Pat<(i1 (trunc (i16 GR16:$src))),
1688 (KMOVWkr (AND32ri (SUBREG_TO_REG (i32 0), $src, sub_16bit), (i32 1))),
1691 def : Pat<(i32 (zext VK1:$src)),
1692 (AND32ri (KMOVWrk (COPY_TO_REGCLASS VK1:$src, VK16)), (i32 1))>;
1693 def : Pat<(i8 (zext VK1:$src)),
1696 (COPY_TO_REGCLASS VK1:$src, VK16)), (i32 1)), sub_8bit)>;
1697 def : Pat<(i64 (zext VK1:$src)),
1698 (AND64ri8 (SUBREG_TO_REG (i64 0),
1699 (KMOVWrk (COPY_TO_REGCLASS VK1:$src, VK16)), sub_32bit), (i64 1))>;
1700 def : Pat<(i16 (zext VK1:$src)),
1702 (AND32ri (KMOVWrk (COPY_TO_REGCLASS VK1:$src, VK16)), (i32 1)),
1704 def : Pat<(v16i1 (scalar_to_vector VK1:$src)),
1705 (COPY_TO_REGCLASS VK1:$src, VK16)>;
1706 def : Pat<(v8i1 (scalar_to_vector VK1:$src)),
1707 (COPY_TO_REGCLASS VK1:$src, VK8)>;
1709 let Predicates = [HasBWI] in {
1710 def : Pat<(v32i1 (scalar_to_vector VK1:$src)),
1711 (COPY_TO_REGCLASS VK1:$src, VK32)>;
1712 def : Pat<(v64i1 (scalar_to_vector VK1:$src)),
1713 (COPY_TO_REGCLASS VK1:$src, VK64)>;
1717 // With AVX-512 only, 8-bit mask is promoted to 16-bit mask.
1718 let Predicates = [HasAVX512] in {
1719 // GR from/to 8-bit mask without native support
1720 def : Pat<(v8i1 (bitconvert (i8 GR8:$src))),
1722 (KMOVWkr (SUBREG_TO_REG (i32 0), GR8:$src, sub_8bit)),
1724 def : Pat<(i8 (bitconvert (v8i1 VK8:$src))),
1726 (KMOVWrk (COPY_TO_REGCLASS VK8:$src, VK16)),
1729 def : Pat<(i1 (X86Vextract VK16:$src, (iPTR 0))),
1730 (COPY_TO_REGCLASS VK16:$src, VK1)>;
1731 def : Pat<(i1 (X86Vextract VK8:$src, (iPTR 0))),
1732 (COPY_TO_REGCLASS VK8:$src, VK1)>;
1734 let Predicates = [HasBWI] in {
1735 def : Pat<(i1 (X86Vextract VK32:$src, (iPTR 0))),
1736 (COPY_TO_REGCLASS VK32:$src, VK1)>;
1737 def : Pat<(i1 (X86Vextract VK64:$src, (iPTR 0))),
1738 (COPY_TO_REGCLASS VK64:$src, VK1)>;
1741 // Mask unary operation
1743 multiclass avx512_mask_unop<bits<8> opc, string OpcodeStr,
1744 RegisterClass KRC, SDPatternOperator OpNode,
1746 let Predicates = [prd] in
1747 def rr : I<opc, MRMSrcReg, (outs KRC:$dst), (ins KRC:$src),
1748 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
1749 [(set KRC:$dst, (OpNode KRC:$src))]>;
1752 multiclass avx512_mask_unop_all<bits<8> opc, string OpcodeStr,
1753 SDPatternOperator OpNode> {
1754 defm B : avx512_mask_unop<opc, !strconcat(OpcodeStr, "b"), VK8, OpNode,
1756 defm W : avx512_mask_unop<opc, !strconcat(OpcodeStr, "w"), VK16, OpNode,
1757 HasAVX512>, VEX, PS;
1758 defm D : avx512_mask_unop<opc, !strconcat(OpcodeStr, "d"), VK32, OpNode,
1759 HasBWI>, VEX, PD, VEX_W;
1760 defm Q : avx512_mask_unop<opc, !strconcat(OpcodeStr, "q"), VK64, OpNode,
1761 HasBWI>, VEX, PS, VEX_W;
1764 defm KNOT : avx512_mask_unop_all<0x44, "knot", not>;
1766 multiclass avx512_mask_unop_int<string IntName, string InstName> {
1767 let Predicates = [HasAVX512] in
1768 def : Pat<(!cast<Intrinsic>("int_x86_avx512_"##IntName##"_w")
1770 (COPY_TO_REGCLASS (!cast<Instruction>(InstName##"Wrr")
1771 (v16i1 (COPY_TO_REGCLASS GR16:$src, VK16))), GR16)>;
1773 defm : avx512_mask_unop_int<"knot", "KNOT">;
1775 let Predicates = [HasDQI] in
1776 def : Pat<(xor VK8:$src1, (v8i1 immAllOnesV)), (KNOTBrr VK8:$src1)>;
1777 let Predicates = [HasAVX512] in
1778 def : Pat<(xor VK16:$src1, (v16i1 immAllOnesV)), (KNOTWrr VK16:$src1)>;
1779 let Predicates = [HasBWI] in
1780 def : Pat<(xor VK32:$src1, (v32i1 immAllOnesV)), (KNOTDrr VK32:$src1)>;
1781 let Predicates = [HasBWI] in
1782 def : Pat<(xor VK64:$src1, (v64i1 immAllOnesV)), (KNOTQrr VK64:$src1)>;
1784 // KNL does not support KMOVB, 8-bit mask is promoted to 16-bit
1785 let Predicates = [HasAVX512] in {
1786 def : Pat<(xor VK8:$src1, (v8i1 immAllOnesV)),
1787 (COPY_TO_REGCLASS (KNOTWrr (COPY_TO_REGCLASS VK8:$src1, VK16)), VK8)>;
1789 def : Pat<(not VK8:$src),
1791 (KNOTWrr (COPY_TO_REGCLASS VK8:$src, VK16)), VK8)>;
1794 // Mask binary operation
1795 // - KAND, KANDN, KOR, KXNOR, KXOR
1796 multiclass avx512_mask_binop<bits<8> opc, string OpcodeStr,
1797 RegisterClass KRC, SDPatternOperator OpNode,
1799 let Predicates = [prd] in
1800 def rr : I<opc, MRMSrcReg, (outs KRC:$dst), (ins KRC:$src1, KRC:$src2),
1801 !strconcat(OpcodeStr,
1802 "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
1803 [(set KRC:$dst, (OpNode KRC:$src1, KRC:$src2))]>;
1806 multiclass avx512_mask_binop_all<bits<8> opc, string OpcodeStr,
1807 SDPatternOperator OpNode> {
1808 defm B : avx512_mask_binop<opc, !strconcat(OpcodeStr, "b"), VK8, OpNode,
1809 HasDQI>, VEX_4V, VEX_L, PD;
1810 defm W : avx512_mask_binop<opc, !strconcat(OpcodeStr, "w"), VK16, OpNode,
1811 HasAVX512>, VEX_4V, VEX_L, PS;
1812 defm D : avx512_mask_binop<opc, !strconcat(OpcodeStr, "d"), VK32, OpNode,
1813 HasBWI>, VEX_4V, VEX_L, VEX_W, PD;
1814 defm Q : avx512_mask_binop<opc, !strconcat(OpcodeStr, "q"), VK64, OpNode,
1815 HasBWI>, VEX_4V, VEX_L, VEX_W, PS;
1818 def andn : PatFrag<(ops node:$i0, node:$i1), (and (not node:$i0), node:$i1)>;
1819 def xnor : PatFrag<(ops node:$i0, node:$i1), (not (xor node:$i0, node:$i1))>;
1821 let isCommutable = 1 in {
1822 defm KAND : avx512_mask_binop_all<0x41, "kand", and>;
1823 defm KOR : avx512_mask_binop_all<0x45, "kor", or>;
1824 defm KXNOR : avx512_mask_binop_all<0x46, "kxnor", xnor>;
1825 defm KXOR : avx512_mask_binop_all<0x47, "kxor", xor>;
1827 let isCommutable = 0 in
1828 defm KANDN : avx512_mask_binop_all<0x42, "kandn", andn>;
1830 def : Pat<(xor VK1:$src1, VK1:$src2),
1831 (COPY_TO_REGCLASS (KXORWrr (COPY_TO_REGCLASS VK1:$src1, VK16),
1832 (COPY_TO_REGCLASS VK1:$src2, VK16)), VK1)>;
1834 def : Pat<(or VK1:$src1, VK1:$src2),
1835 (COPY_TO_REGCLASS (KORWrr (COPY_TO_REGCLASS VK1:$src1, VK16),
1836 (COPY_TO_REGCLASS VK1:$src2, VK16)), VK1)>;
1838 def : Pat<(and VK1:$src1, VK1:$src2),
1839 (COPY_TO_REGCLASS (KANDWrr (COPY_TO_REGCLASS VK1:$src1, VK16),
1840 (COPY_TO_REGCLASS VK1:$src2, VK16)), VK1)>;
1842 multiclass avx512_mask_binop_int<string IntName, string InstName> {
1843 let Predicates = [HasAVX512] in
1844 def : Pat<(!cast<Intrinsic>("int_x86_avx512_"##IntName##"_w")
1845 (i16 GR16:$src1), (i16 GR16:$src2)),
1846 (COPY_TO_REGCLASS (!cast<Instruction>(InstName##"Wrr")
1847 (v16i1 (COPY_TO_REGCLASS GR16:$src1, VK16)),
1848 (v16i1 (COPY_TO_REGCLASS GR16:$src2, VK16))), GR16)>;
1851 defm : avx512_mask_binop_int<"kand", "KAND">;
1852 defm : avx512_mask_binop_int<"kandn", "KANDN">;
1853 defm : avx512_mask_binop_int<"kor", "KOR">;
1854 defm : avx512_mask_binop_int<"kxnor", "KXNOR">;
1855 defm : avx512_mask_binop_int<"kxor", "KXOR">;
1857 // With AVX-512, 8-bit mask is promoted to 16-bit mask.
1858 multiclass avx512_binop_pat<SDPatternOperator OpNode, Instruction Inst> {
1859 let Predicates = [HasAVX512] in
1860 def : Pat<(OpNode VK8:$src1, VK8:$src2),
1862 (Inst (COPY_TO_REGCLASS VK8:$src1, VK16),
1863 (COPY_TO_REGCLASS VK8:$src2, VK16)), VK8)>;
1866 defm : avx512_binop_pat<and, KANDWrr>;
1867 defm : avx512_binop_pat<andn, KANDNWrr>;
1868 defm : avx512_binop_pat<or, KORWrr>;
1869 defm : avx512_binop_pat<xnor, KXNORWrr>;
1870 defm : avx512_binop_pat<xor, KXORWrr>;
1873 multiclass avx512_mask_unpck<bits<8> opc, string OpcodeStr,
1874 RegisterClass KRC> {
1875 let Predicates = [HasAVX512] in
1876 def rr : I<opc, MRMSrcReg, (outs KRC:$dst), (ins KRC:$src1, KRC:$src2),
1877 !strconcat(OpcodeStr,
1878 "\t{$src2, $src1, $dst|$dst, $src1, $src2}"), []>;
1881 multiclass avx512_mask_unpck_bw<bits<8> opc, string OpcodeStr> {
1882 defm BW : avx512_mask_unpck<opc, !strconcat(OpcodeStr, "bw"), VK16>,
1886 defm KUNPCK : avx512_mask_unpck_bw<0x4b, "kunpck">;
1887 def : Pat<(v16i1 (concat_vectors (v8i1 VK8:$src1), (v8i1 VK8:$src2))),
1888 (KUNPCKBWrr (COPY_TO_REGCLASS VK8:$src2, VK16),
1889 (COPY_TO_REGCLASS VK8:$src1, VK16))>;
1892 multiclass avx512_mask_unpck_int<string IntName, string InstName> {
1893 let Predicates = [HasAVX512] in
1894 def : Pat<(!cast<Intrinsic>("int_x86_avx512_"##IntName##"_bw")
1895 (i16 GR16:$src1), (i16 GR16:$src2)),
1896 (COPY_TO_REGCLASS (!cast<Instruction>(InstName##"BWrr")
1897 (v16i1 (COPY_TO_REGCLASS GR16:$src1, VK16)),
1898 (v16i1 (COPY_TO_REGCLASS GR16:$src2, VK16))), GR16)>;
1900 defm : avx512_mask_unpck_int<"kunpck", "KUNPCK">;
1903 multiclass avx512_mask_testop<bits<8> opc, string OpcodeStr, RegisterClass KRC,
1905 let Predicates = [HasAVX512], Defs = [EFLAGS] in
1906 def rr : I<opc, MRMSrcReg, (outs), (ins KRC:$src1, KRC:$src2),
1907 !strconcat(OpcodeStr, "\t{$src2, $src1|$src1, $src2}"),
1908 [(set EFLAGS, (OpNode KRC:$src1, KRC:$src2))]>;
1911 multiclass avx512_mask_testop_w<bits<8> opc, string OpcodeStr, SDNode OpNode> {
1912 defm W : avx512_mask_testop<opc, !strconcat(OpcodeStr, "w"), VK16, OpNode>,
1916 defm KORTEST : avx512_mask_testop_w<0x98, "kortest", X86kortest>;
1918 def : Pat<(X86cmp VK1:$src1, (i1 0)),
1919 (KORTESTWrr (COPY_TO_REGCLASS VK1:$src1, VK16),
1920 (COPY_TO_REGCLASS VK1:$src1, VK16))>;
1923 multiclass avx512_mask_shiftop<bits<8> opc, string OpcodeStr, RegisterClass KRC,
1925 let Predicates = [HasAVX512] in
1926 def ri : Ii8<opc, MRMSrcReg, (outs KRC:$dst), (ins KRC:$src, i8imm:$imm),
1927 !strconcat(OpcodeStr,
1928 "\t{$imm, $src, $dst|$dst, $src, $imm}"),
1929 [(set KRC:$dst, (OpNode KRC:$src, (i8 imm:$imm)))]>;
1932 multiclass avx512_mask_shiftop_w<bits<8> opc1, bits<8> opc2, string OpcodeStr,
1934 defm W : avx512_mask_shiftop<opc1, !strconcat(OpcodeStr, "w"), VK16, OpNode>,
1938 defm KSHIFTL : avx512_mask_shiftop_w<0x32, 0x33, "kshiftl", X86vshli>;
1939 defm KSHIFTR : avx512_mask_shiftop_w<0x30, 0x31, "kshiftr", X86vsrli>;
1941 // Mask setting all 0s or 1s
1942 multiclass avx512_mask_setop<RegisterClass KRC, ValueType VT, PatFrag Val> {
1943 let Predicates = [HasAVX512] in
1944 let isReMaterializable = 1, isAsCheapAsAMove = 1, isPseudo = 1 in
1945 def #NAME# : I<0, Pseudo, (outs KRC:$dst), (ins), "",
1946 [(set KRC:$dst, (VT Val))]>;
1949 multiclass avx512_mask_setop_w<PatFrag Val> {
1950 defm B : avx512_mask_setop<VK8, v8i1, Val>;
1951 defm W : avx512_mask_setop<VK16, v16i1, Val>;
1954 defm KSET0 : avx512_mask_setop_w<immAllZerosV>;
1955 defm KSET1 : avx512_mask_setop_w<immAllOnesV>;
1957 // With AVX-512 only, 8-bit mask is promoted to 16-bit mask.
1958 let Predicates = [HasAVX512] in {
1959 def : Pat<(v8i1 immAllZerosV), (COPY_TO_REGCLASS (KSET0W), VK8)>;
1960 def : Pat<(v8i1 immAllOnesV), (COPY_TO_REGCLASS (KSET1W), VK8)>;
1961 def : Pat<(i1 0), (COPY_TO_REGCLASS (KSET0W), VK1)>;
1962 def : Pat<(i1 1), (COPY_TO_REGCLASS (KSET1W), VK1)>;
1963 def : Pat<(i1 -1), (COPY_TO_REGCLASS (KSET1W), VK1)>;
1965 def : Pat<(v8i1 (extract_subvector (v16i1 VK16:$src), (iPTR 0))),
1966 (v8i1 (COPY_TO_REGCLASS VK16:$src, VK8))>;
1968 def : Pat<(v16i1 (insert_subvector undef, (v8i1 VK8:$src), (iPTR 0))),
1969 (v16i1 (COPY_TO_REGCLASS VK8:$src, VK16))>;
1971 def : Pat<(v8i1 (extract_subvector (v16i1 VK16:$src), (iPTR 8))),
1972 (v8i1 (COPY_TO_REGCLASS (KSHIFTRWri VK16:$src, (i8 8)), VK8))>;
1974 let Predicates = [HasVLX] in {
1975 def : Pat<(v8i1 (insert_subvector undef, (v4i1 VK4:$src), (iPTR 0))),
1976 (v8i1 (COPY_TO_REGCLASS VK4:$src, VK8))>;
1977 def : Pat<(v8i1 (insert_subvector undef, (v2i1 VK2:$src), (iPTR 0))),
1978 (v8i1 (COPY_TO_REGCLASS VK2:$src, VK8))>;
1979 def : Pat<(v4i1 (extract_subvector (v8i1 VK8:$src), (iPTR 0))),
1980 (v4i1 (COPY_TO_REGCLASS VK8:$src, VK4))>;
1981 def : Pat<(v2i1 (extract_subvector (v8i1 VK8:$src), (iPTR 0))),
1982 (v2i1 (COPY_TO_REGCLASS VK8:$src, VK2))>;
1985 def : Pat<(v8i1 (X86vshli VK8:$src, (i8 imm:$imm))),
1986 (v8i1 (COPY_TO_REGCLASS (KSHIFTLWri (COPY_TO_REGCLASS VK8:$src, VK16), (I8Imm $imm)), VK8))>;
1988 def : Pat<(v8i1 (X86vsrli VK8:$src, (i8 imm:$imm))),
1989 (v8i1 (COPY_TO_REGCLASS (KSHIFTRWri (COPY_TO_REGCLASS VK8:$src, VK16), (I8Imm $imm)), VK8))>;
1990 //===----------------------------------------------------------------------===//
1991 // AVX-512 - Aligned and unaligned load and store
1994 multiclass avx512_load<bits<8> opc, string OpcodeStr, PatFrag ld_frag,
1995 RegisterClass KRC, RegisterClass RC,
1996 ValueType vt, ValueType zvt, X86MemOperand memop,
1997 Domain d, bit IsReMaterializable = 1> {
1998 let hasSideEffects = 0 in {
1999 def rr : AVX512PI<opc, MRMSrcReg, (outs RC:$dst), (ins RC:$src),
2000 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"), [],
2002 def rrkz : AVX512PI<opc, MRMSrcReg, (outs RC:$dst), (ins KRC:$mask, RC:$src),
2003 !strconcat(OpcodeStr, "\t{$src, ${dst} {${mask}} {z}|",
2004 "${dst} {${mask}} {z}, $src}"), [], d>, EVEX, EVEX_KZ;
2006 let canFoldAsLoad = 1, isReMaterializable = IsReMaterializable,
2007 SchedRW = [WriteLoad] in
2008 def rm : AVX512PI<opc, MRMSrcMem, (outs RC:$dst), (ins memop:$src),
2009 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
2010 [(set RC:$dst, (vt (bitconvert (ld_frag addr:$src))))],
2013 let AddedComplexity = 20 in {
2014 let Constraints = "$src0 = $dst", hasSideEffects = 0 in {
2015 let hasSideEffects = 0 in
2016 def rrk : AVX512PI<opc, MRMSrcReg, (outs RC:$dst),
2017 (ins RC:$src0, KRC:$mask, RC:$src1),
2018 !strconcat(OpcodeStr, "\t{$src1, ${dst} {${mask}}|",
2019 "${dst} {${mask}}, $src1}"),
2020 [(set RC:$dst, (vt (vselect KRC:$mask,
2024 let mayLoad = 1, SchedRW = [WriteLoad] in
2025 def rmk : AVX512PI<opc, MRMSrcMem, (outs RC:$dst),
2026 (ins RC:$src0, KRC:$mask, memop:$src1),
2027 !strconcat(OpcodeStr, "\t{$src1, ${dst} {${mask}}|",
2028 "${dst} {${mask}}, $src1}"),
2031 (vt (bitconvert (ld_frag addr:$src1))),
2035 let mayLoad = 1, SchedRW = [WriteLoad] in
2036 def rmkz : AVX512PI<opc, MRMSrcMem, (outs RC:$dst),
2037 (ins KRC:$mask, memop:$src),
2038 !strconcat(OpcodeStr, "\t{$src, ${dst} {${mask}} {z}|",
2039 "${dst} {${mask}} {z}, $src}"),
2042 (vt (bitconvert (ld_frag addr:$src))),
2043 (vt (bitconvert (zvt immAllZerosV))))))],
2048 multiclass avx512_load_vl<bits<8> opc, string OpcodeStr, string ld_pat,
2049 string elty, string elsz, string vsz512,
2050 string vsz256, string vsz128, Domain d,
2051 Predicate prd, bit IsReMaterializable = 1> {
2052 let Predicates = [prd] in
2053 defm Z : avx512_load<opc, OpcodeStr,
2054 !cast<PatFrag>(ld_pat##"v"##vsz512##elty##elsz),
2055 !cast<RegisterClass>("VK"##vsz512##"WM"), VR512,
2056 !cast<ValueType>("v"##vsz512##elty##elsz), v16i32,
2057 !cast<X86MemOperand>(elty##"512mem"), d,
2058 IsReMaterializable>, EVEX_V512;
2060 let Predicates = [prd, HasVLX] in {
2061 defm Z256 : avx512_load<opc, OpcodeStr,
2062 !cast<PatFrag>(ld_pat##!if(!eq(elty,"f"),
2063 "v"##vsz256##elty##elsz, "v4i64")),
2064 !cast<RegisterClass>("VK"##vsz256##"WM"), VR256X,
2065 !cast<ValueType>("v"##vsz256##elty##elsz), v8i32,
2066 !cast<X86MemOperand>(elty##"256mem"), d,
2067 IsReMaterializable>, EVEX_V256;
2069 defm Z128 : avx512_load<opc, OpcodeStr,
2070 !cast<PatFrag>(ld_pat##!if(!eq(elty,"f"),
2071 "v"##vsz128##elty##elsz, "v2i64")),
2072 !cast<RegisterClass>("VK"##vsz128##"WM"), VR128X,
2073 !cast<ValueType>("v"##vsz128##elty##elsz), v4i32,
2074 !cast<X86MemOperand>(elty##"128mem"), d,
2075 IsReMaterializable>, EVEX_V128;
2080 multiclass avx512_store<bits<8> opc, string OpcodeStr, PatFrag st_frag,
2081 ValueType OpVT, RegisterClass KRC, RegisterClass RC,
2082 X86MemOperand memop, Domain d> {
2083 let isAsmParserOnly = 1, hasSideEffects = 0 in {
2084 def rr_alt : AVX512PI<opc, MRMDestReg, (outs RC:$dst), (ins RC:$src),
2085 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"), [], d>,
2087 let Constraints = "$src1 = $dst" in
2088 def rrk_alt : AVX512PI<opc, MRMDestReg, (outs RC:$dst),
2089 (ins RC:$src1, KRC:$mask, RC:$src2),
2090 !strconcat(OpcodeStr,
2091 "\t{$src2, ${dst} {${mask}}|${dst} {${mask}}, $src2}"), [], d>,
2093 def rrkz_alt : AVX512PI<opc, MRMDestReg, (outs RC:$dst),
2094 (ins KRC:$mask, RC:$src),
2095 !strconcat(OpcodeStr,
2096 "\t{$src, ${dst} {${mask}} {z}|${dst} {${mask}} {z}, $src}"),
2097 [], d>, EVEX, EVEX_KZ;
2099 let mayStore = 1 in {
2100 def mr : AVX512PI<opc, MRMDestMem, (outs), (ins memop:$dst, RC:$src),
2101 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
2102 [(st_frag (OpVT RC:$src), addr:$dst)], d>, EVEX;
2103 def mrk : AVX512PI<opc, MRMDestMem, (outs),
2104 (ins memop:$dst, KRC:$mask, RC:$src),
2105 !strconcat(OpcodeStr,
2106 "\t{$src, ${dst} {${mask}}|${dst} {${mask}}, $src}"),
2107 [], d>, EVEX, EVEX_K;
2112 multiclass avx512_store_vl<bits<8> opc, string OpcodeStr, string st_pat,
2113 string st_suff_512, string st_suff_256,
2114 string st_suff_128, string elty, string elsz,
2115 string vsz512, string vsz256, string vsz128,
2116 Domain d, Predicate prd> {
2117 let Predicates = [prd] in
2118 defm Z : avx512_store<opc, OpcodeStr, !cast<PatFrag>(st_pat##st_suff_512),
2119 !cast<ValueType>("v"##vsz512##elty##elsz),
2120 !cast<RegisterClass>("VK"##vsz512##"WM"), VR512,
2121 !cast<X86MemOperand>(elty##"512mem"), d>, EVEX_V512;
2123 let Predicates = [prd, HasVLX] in {
2124 defm Z256 : avx512_store<opc, OpcodeStr, !cast<PatFrag>(st_pat##st_suff_256),
2125 !cast<ValueType>("v"##vsz256##elty##elsz),
2126 !cast<RegisterClass>("VK"##vsz256##"WM"), VR256X,
2127 !cast<X86MemOperand>(elty##"256mem"), d>, EVEX_V256;
2129 defm Z128 : avx512_store<opc, OpcodeStr, !cast<PatFrag>(st_pat##st_suff_128),
2130 !cast<ValueType>("v"##vsz128##elty##elsz),
2131 !cast<RegisterClass>("VK"##vsz128##"WM"), VR128X,
2132 !cast<X86MemOperand>(elty##"128mem"), d>, EVEX_V128;
2136 defm VMOVAPS : avx512_load_vl<0x28, "vmovaps", "alignedload", "f", "32",
2137 "16", "8", "4", SSEPackedSingle, HasAVX512>,
2138 avx512_store_vl<0x29, "vmovaps", "alignedstore",
2139 "512", "256", "", "f", "32", "16", "8", "4",
2140 SSEPackedSingle, HasAVX512>,
2141 PS, EVEX_CD8<32, CD8VF>;
2143 defm VMOVAPD : avx512_load_vl<0x28, "vmovapd", "alignedload", "f", "64",
2144 "8", "4", "2", SSEPackedDouble, HasAVX512>,
2145 avx512_store_vl<0x29, "vmovapd", "alignedstore",
2146 "512", "256", "", "f", "64", "8", "4", "2",
2147 SSEPackedDouble, HasAVX512>,
2148 PD, VEX_W, EVEX_CD8<64, CD8VF>;
2150 defm VMOVUPS : avx512_load_vl<0x10, "vmovups", "load", "f", "32",
2151 "16", "8", "4", SSEPackedSingle, HasAVX512>,
2152 avx512_store_vl<0x11, "vmovups", "store", "", "", "", "f", "32",
2153 "16", "8", "4", SSEPackedSingle, HasAVX512>,
2154 PS, EVEX_CD8<32, CD8VF>;
2156 defm VMOVUPD : avx512_load_vl<0x10, "vmovupd", "load", "f", "64",
2157 "8", "4", "2", SSEPackedDouble, HasAVX512, 0>,
2158 avx512_store_vl<0x11, "vmovupd", "store", "", "", "", "f", "64",
2159 "8", "4", "2", SSEPackedDouble, HasAVX512>,
2160 PD, VEX_W, EVEX_CD8<64, CD8VF>;
2162 def: Pat<(v8f64 (int_x86_avx512_mask_loadu_pd_512 addr:$ptr,
2163 (bc_v8f64 (v16i32 immAllZerosV)), GR8:$mask)),
2164 (VMOVUPDZrmkz (v8i1 (COPY_TO_REGCLASS GR8:$mask, VK8WM)), addr:$ptr)>;
2166 def: Pat<(v16f32 (int_x86_avx512_mask_loadu_ps_512 addr:$ptr,
2167 (bc_v16f32 (v16i32 immAllZerosV)), GR16:$mask)),
2168 (VMOVUPSZrmkz (v16i1 (COPY_TO_REGCLASS GR16:$mask, VK16WM)), addr:$ptr)>;
2170 def: Pat<(int_x86_avx512_mask_storeu_ps_512 addr:$ptr, (v16f32 VR512:$src),
2172 (VMOVUPSZmrk addr:$ptr, (v16i1 (COPY_TO_REGCLASS GR16:$mask, VK16WM)),
2174 def: Pat<(int_x86_avx512_mask_storeu_pd_512 addr:$ptr, (v8f64 VR512:$src),
2176 (VMOVUPDZmrk addr:$ptr, (v8i1 (COPY_TO_REGCLASS GR8:$mask, VK8WM)),
2179 def: Pat<(masked_store addr:$ptr, VK8WM:$mask, (v8f32 VR256:$src)),
2180 (VMOVUPSZmrk addr:$ptr,
2181 (v16i1 (COPY_TO_REGCLASS VK8WM:$mask, VK16WM)),
2182 (INSERT_SUBREG (v16f32 (IMPLICIT_DEF)), VR256:$src, sub_ymm))>;
2184 def: Pat<(v8f32 (masked_load addr:$ptr, VK8WM:$mask, undef)),
2185 (v8f32 (EXTRACT_SUBREG (v16f32 (VMOVUPSZrmkz
2186 (v16i1 (COPY_TO_REGCLASS VK8WM:$mask, VK16WM)), addr:$ptr)), sub_ymm))>;
2188 def: Pat<(masked_store addr:$ptr, VK16WM:$mask, (v16f32 VR512:$src)),
2189 (VMOVUPSZmrk addr:$ptr, VK16WM:$mask, VR512:$src)>;
2191 def: Pat<(masked_store addr:$ptr, VK8WM:$mask, (v8f64 VR512:$src)),
2192 (VMOVUPDZmrk addr:$ptr, VK8WM:$mask, VR512:$src)>;
2194 def: Pat<(v16f32 (masked_load addr:$ptr, VK16WM:$mask, undef)),
2195 (VMOVUPSZrmkz VK16WM:$mask, addr:$ptr)>;
2197 def: Pat<(v16f32 (masked_load addr:$ptr, VK16WM:$mask,
2198 (bc_v16f32 (v16i32 immAllZerosV)))),
2199 (VMOVUPSZrmkz VK16WM:$mask, addr:$ptr)>;
2201 def: Pat<(v16f32 (masked_load addr:$ptr, VK16WM:$mask, (v16f32 VR512:$src0))),
2202 (VMOVUPSZrmk VR512:$src0, VK16WM:$mask, addr:$ptr)>;
2204 def: Pat<(v8f64 (masked_load addr:$ptr, VK8WM:$mask, undef)),
2205 (VMOVUPDZrmkz VK8WM:$mask, addr:$ptr)>;
2207 def: Pat<(v8f64 (masked_load addr:$ptr, VK8WM:$mask,
2208 (bc_v8f64 (v16i32 immAllZerosV)))),
2209 (VMOVUPDZrmkz VK8WM:$mask, addr:$ptr)>;
2211 def: Pat<(v8f64 (masked_load addr:$ptr, VK8WM:$mask, (v8f64 VR512:$src0))),
2212 (VMOVUPDZrmk VR512:$src0, VK8WM:$mask, addr:$ptr)>;
2214 def: Pat<(v8f32 (masked_load addr:$ptr, VK8WM:$mask, (v8f32 VR256:$src0))),
2215 (v8f32 (EXTRACT_SUBREG (v16f32 (VMOVUPSZrmk
2216 (INSERT_SUBREG (v16f32 (IMPLICIT_DEF)), VR256:$src0, sub_ymm),
2217 (v16i1 (COPY_TO_REGCLASS VK8WM:$mask, VK16WM)), addr:$ptr)), sub_ymm))>;
2219 defm VMOVDQA32 : avx512_load_vl<0x6F, "vmovdqa32", "alignedload", "i", "32",
2220 "16", "8", "4", SSEPackedInt, HasAVX512>,
2221 avx512_store_vl<0x7F, "vmovdqa32", "alignedstore",
2222 "512", "256", "", "i", "32", "16", "8", "4",
2223 SSEPackedInt, HasAVX512>,
2224 PD, EVEX_CD8<32, CD8VF>;
2226 defm VMOVDQA64 : avx512_load_vl<0x6F, "vmovdqa64", "alignedload", "i", "64",
2227 "8", "4", "2", SSEPackedInt, HasAVX512>,
2228 avx512_store_vl<0x7F, "vmovdqa64", "alignedstore",
2229 "512", "256", "", "i", "64", "8", "4", "2",
2230 SSEPackedInt, HasAVX512>,
2231 PD, VEX_W, EVEX_CD8<64, CD8VF>;
2233 defm VMOVDQU8 : avx512_load_vl<0x6F, "vmovdqu8", "load", "i", "8",
2234 "64", "32", "16", SSEPackedInt, HasBWI>,
2235 avx512_store_vl<0x7F, "vmovdqu8", "store", "", "", "",
2236 "i", "8", "64", "32", "16", SSEPackedInt,
2237 HasBWI>, XD, EVEX_CD8<8, CD8VF>;
2239 defm VMOVDQU16 : avx512_load_vl<0x6F, "vmovdqu16", "load", "i", "16",
2240 "32", "16", "8", SSEPackedInt, HasBWI>,
2241 avx512_store_vl<0x7F, "vmovdqu16", "store", "", "", "",
2242 "i", "16", "32", "16", "8", SSEPackedInt,
2243 HasBWI>, XD, VEX_W, EVEX_CD8<16, CD8VF>;
2245 defm VMOVDQU32 : avx512_load_vl<0x6F, "vmovdqu32", "load", "i", "32",
2246 "16", "8", "4", SSEPackedInt, HasAVX512>,
2247 avx512_store_vl<0x7F, "vmovdqu32", "store", "", "", "",
2248 "i", "32", "16", "8", "4", SSEPackedInt,
2249 HasAVX512>, XS, EVEX_CD8<32, CD8VF>;
2251 defm VMOVDQU64 : avx512_load_vl<0x6F, "vmovdqu64", "load", "i", "64",
2252 "8", "4", "2", SSEPackedInt, HasAVX512>,
2253 avx512_store_vl<0x7F, "vmovdqu64", "store", "", "", "",
2254 "i", "64", "8", "4", "2", SSEPackedInt,
2255 HasAVX512>, XS, VEX_W, EVEX_CD8<64, CD8VF>;
2257 def: Pat<(v16i32 (int_x86_avx512_mask_loadu_d_512 addr:$ptr,
2258 (v16i32 immAllZerosV), GR16:$mask)),
2259 (VMOVDQU32Zrmkz (v16i1 (COPY_TO_REGCLASS GR16:$mask, VK16WM)), addr:$ptr)>;
2261 def: Pat<(v8i64 (int_x86_avx512_mask_loadu_q_512 addr:$ptr,
2262 (bc_v8i64 (v16i32 immAllZerosV)), GR8:$mask)),
2263 (VMOVDQU64Zrmkz (v8i1 (COPY_TO_REGCLASS GR8:$mask, VK8WM)), addr:$ptr)>;
2265 def: Pat<(int_x86_avx512_mask_storeu_d_512 addr:$ptr, (v16i32 VR512:$src),
2267 (VMOVDQU32Zmrk addr:$ptr, (v16i1 (COPY_TO_REGCLASS GR16:$mask, VK16WM)),
2269 def: Pat<(int_x86_avx512_mask_storeu_q_512 addr:$ptr, (v8i64 VR512:$src),
2271 (VMOVDQU64Zmrk addr:$ptr, (v8i1 (COPY_TO_REGCLASS GR8:$mask, VK8WM)),
2274 let AddedComplexity = 20 in {
2275 def : Pat<(v8i64 (vselect VK8WM:$mask, (v8i64 VR512:$src),
2276 (bc_v8i64 (v16i32 immAllZerosV)))),
2277 (VMOVDQU64Zrrkz VK8WM:$mask, VR512:$src)>;
2279 def : Pat<(v8i64 (vselect VK8WM:$mask, (bc_v8i64 (v16i32 immAllZerosV)),
2280 (v8i64 VR512:$src))),
2281 (VMOVDQU64Zrrkz (COPY_TO_REGCLASS (KNOTWrr (COPY_TO_REGCLASS VK8:$mask, VK16)),
2284 def : Pat<(v16i32 (vselect VK16WM:$mask, (v16i32 VR512:$src),
2285 (v16i32 immAllZerosV))),
2286 (VMOVDQU32Zrrkz VK16WM:$mask, VR512:$src)>;
2288 def : Pat<(v16i32 (vselect VK16WM:$mask, (v16i32 immAllZerosV),
2289 (v16i32 VR512:$src))),
2290 (VMOVDQU32Zrrkz (KNOTWrr VK16WM:$mask), VR512:$src)>;
2293 def: Pat<(v16i32 (masked_load addr:$ptr, VK16WM:$mask, (v16i32 immAllZerosV))),
2294 (VMOVDQU32Zrmkz VK16WM:$mask, addr:$ptr)>;
2296 def: Pat<(v16i32 (masked_load addr:$ptr, VK16WM:$mask, undef)),
2297 (VMOVDQU32Zrmkz VK16WM:$mask, addr:$ptr)>;
2299 def: Pat<(v16i32 (masked_load addr:$ptr, VK16WM:$mask, (v16i32 VR512:$src0))),
2300 (VMOVDQU32Zrmk VR512:$src0, VK16WM:$mask, addr:$ptr)>;
2302 def: Pat<(v8i64 (masked_load addr:$ptr, VK8WM:$mask,
2303 (bc_v8i64 (v16i32 immAllZerosV)))),
2304 (VMOVDQU64Zrmkz VK8WM:$mask, addr:$ptr)>;
2306 def: Pat<(v8i64 (masked_load addr:$ptr, VK8WM:$mask, undef)),
2307 (VMOVDQU64Zrmkz VK8WM:$mask, addr:$ptr)>;
2309 def: Pat<(v8i64 (masked_load addr:$ptr, VK8WM:$mask, (v8i64 VR512:$src0))),
2310 (VMOVDQU64Zrmk VR512:$src0, VK8WM:$mask, addr:$ptr)>;
2312 def: Pat<(masked_store addr:$ptr, VK16WM:$mask, (v16i32 VR512:$src)),
2313 (VMOVDQU32Zmrk addr:$ptr, VK16WM:$mask, VR512:$src)>;
2315 def: Pat<(masked_store addr:$ptr, VK8WM:$mask, (v8i64 VR512:$src)),
2316 (VMOVDQU64Zmrk addr:$ptr, VK8WM:$mask, VR512:$src)>;
2319 def: Pat<(masked_store addr:$ptr, VK8WM:$mask, (v8i32 VR256:$src)),
2320 (VMOVDQU32Z256mrk addr:$ptr, VK8WM:$mask, VR256:$src)>;
2323 def: Pat<(masked_store addr:$ptr, VK8WM:$mask, (v8i32 VR256:$src)),
2324 (VMOVDQU32Zmrk addr:$ptr,
2325 (v16i1 (COPY_TO_REGCLASS VK8WM:$mask, VK16WM)),
2326 (INSERT_SUBREG (v16i32 (IMPLICIT_DEF)), VR256:$src, sub_ymm))>;
2328 def: Pat<(v8i32 (masked_load addr:$ptr, VK8WM:$mask, undef)),
2329 (v8i32 (EXTRACT_SUBREG (v16i32 (VMOVDQU32Zrmkz
2330 (v16i1 (COPY_TO_REGCLASS VK8WM:$mask, VK16WM)), addr:$ptr)), sub_ymm))>;
2333 // Move Int Doubleword to Packed Double Int
2335 def VMOVDI2PDIZrr : AVX512BI<0x6E, MRMSrcReg, (outs VR128X:$dst), (ins GR32:$src),
2336 "vmovd\t{$src, $dst|$dst, $src}",
2338 (v4i32 (scalar_to_vector GR32:$src)))], IIC_SSE_MOVDQ>,
2340 def VMOVDI2PDIZrm : AVX512BI<0x6E, MRMSrcMem, (outs VR128X:$dst), (ins i32mem:$src),
2341 "vmovd\t{$src, $dst|$dst, $src}",
2343 (v4i32 (scalar_to_vector (loadi32 addr:$src))))],
2344 IIC_SSE_MOVDQ>, EVEX, VEX_LIG, EVEX_CD8<32, CD8VT1>;
2345 def VMOV64toPQIZrr : AVX512BI<0x6E, MRMSrcReg, (outs VR128X:$dst), (ins GR64:$src),
2346 "vmovq\t{$src, $dst|$dst, $src}",
2348 (v2i64 (scalar_to_vector GR64:$src)))],
2349 IIC_SSE_MOVDQ>, EVEX, VEX_W, VEX_LIG;
2350 let isCodeGenOnly = 1 in {
2351 def VMOV64toSDZrr : AVX512BI<0x6E, MRMSrcReg, (outs FR64:$dst), (ins GR64:$src),
2352 "vmovq\t{$src, $dst|$dst, $src}",
2353 [(set FR64:$dst, (bitconvert GR64:$src))],
2354 IIC_SSE_MOVDQ>, EVEX, VEX_W, Sched<[WriteMove]>;
2355 def VMOVSDto64Zrr : AVX512BI<0x7E, MRMDestReg, (outs GR64:$dst), (ins FR64:$src),
2356 "vmovq\t{$src, $dst|$dst, $src}",
2357 [(set GR64:$dst, (bitconvert FR64:$src))],
2358 IIC_SSE_MOVDQ>, EVEX, VEX_W, Sched<[WriteMove]>;
2360 def VMOVSDto64Zmr : AVX512BI<0x7E, MRMDestMem, (outs), (ins i64mem:$dst, FR64:$src),
2361 "vmovq\t{$src, $dst|$dst, $src}",
2362 [(store (i64 (bitconvert FR64:$src)), addr:$dst)],
2363 IIC_SSE_MOVDQ>, EVEX, VEX_W, Sched<[WriteStore]>,
2364 EVEX_CD8<64, CD8VT1>;
2366 // Move Int Doubleword to Single Scalar
2368 let isCodeGenOnly = 1 in {
2369 def VMOVDI2SSZrr : AVX512BI<0x6E, MRMSrcReg, (outs FR32X:$dst), (ins GR32:$src),
2370 "vmovd\t{$src, $dst|$dst, $src}",
2371 [(set FR32X:$dst, (bitconvert GR32:$src))],
2372 IIC_SSE_MOVDQ>, EVEX, VEX_LIG;
2374 def VMOVDI2SSZrm : AVX512BI<0x6E, MRMSrcMem, (outs FR32X:$dst), (ins i32mem:$src),
2375 "vmovd\t{$src, $dst|$dst, $src}",
2376 [(set FR32X:$dst, (bitconvert (loadi32 addr:$src)))],
2377 IIC_SSE_MOVDQ>, EVEX, VEX_LIG, EVEX_CD8<32, CD8VT1>;
2380 // Move doubleword from xmm register to r/m32
2382 def VMOVPDI2DIZrr : AVX512BI<0x7E, MRMDestReg, (outs GR32:$dst), (ins VR128X:$src),
2383 "vmovd\t{$src, $dst|$dst, $src}",
2384 [(set GR32:$dst, (vector_extract (v4i32 VR128X:$src),
2385 (iPTR 0)))], IIC_SSE_MOVD_ToGP>,
2387 def VMOVPDI2DIZmr : AVX512BI<0x7E, MRMDestMem, (outs),
2388 (ins i32mem:$dst, VR128X:$src),
2389 "vmovd\t{$src, $dst|$dst, $src}",
2390 [(store (i32 (vector_extract (v4i32 VR128X:$src),
2391 (iPTR 0))), addr:$dst)], IIC_SSE_MOVDQ>,
2392 EVEX, VEX_LIG, EVEX_CD8<32, CD8VT1>;
2394 // Move quadword from xmm1 register to r/m64
2396 def VMOVPQIto64Zrr : I<0x7E, MRMDestReg, (outs GR64:$dst), (ins VR128X:$src),
2397 "vmovq\t{$src, $dst|$dst, $src}",
2398 [(set GR64:$dst, (extractelt (v2i64 VR128X:$src),
2400 IIC_SSE_MOVD_ToGP>, PD, EVEX, VEX_LIG, VEX_W,
2401 Requires<[HasAVX512, In64BitMode]>;
2403 def VMOVPQIto64Zmr : I<0xD6, MRMDestMem, (outs),
2404 (ins i64mem:$dst, VR128X:$src),
2405 "vmovq\t{$src, $dst|$dst, $src}",
2406 [(store (extractelt (v2i64 VR128X:$src), (iPTR 0)),
2407 addr:$dst)], IIC_SSE_MOVDQ>,
2408 EVEX, PD, VEX_LIG, VEX_W, EVEX_CD8<64, CD8VT1>,
2409 Sched<[WriteStore]>, Requires<[HasAVX512, In64BitMode]>;
2411 // Move Scalar Single to Double Int
2413 let isCodeGenOnly = 1 in {
2414 def VMOVSS2DIZrr : AVX512BI<0x7E, MRMDestReg, (outs GR32:$dst),
2416 "vmovd\t{$src, $dst|$dst, $src}",
2417 [(set GR32:$dst, (bitconvert FR32X:$src))],
2418 IIC_SSE_MOVD_ToGP>, EVEX, VEX_LIG;
2419 def VMOVSS2DIZmr : AVX512BI<0x7E, MRMDestMem, (outs),
2420 (ins i32mem:$dst, FR32X:$src),
2421 "vmovd\t{$src, $dst|$dst, $src}",
2422 [(store (i32 (bitconvert FR32X:$src)), addr:$dst)],
2423 IIC_SSE_MOVDQ>, EVEX, VEX_LIG, EVEX_CD8<32, CD8VT1>;
2426 // Move Quadword Int to Packed Quadword Int
2428 def VMOVQI2PQIZrm : AVX512BI<0x6E, MRMSrcMem, (outs VR128X:$dst),
2430 "vmovq\t{$src, $dst|$dst, $src}",
2432 (v2i64 (scalar_to_vector (loadi64 addr:$src))))]>,
2433 EVEX, VEX_LIG, VEX_W, EVEX_CD8<64, CD8VT1>;
2435 //===----------------------------------------------------------------------===//
2436 // AVX-512 MOVSS, MOVSD
2437 //===----------------------------------------------------------------------===//
2439 multiclass avx512_move_scalar <string asm, RegisterClass RC,
2440 SDNode OpNode, ValueType vt,
2441 X86MemOperand x86memop, PatFrag mem_pat> {
2442 let hasSideEffects = 0 in {
2443 def rr : SI<0x10, MRMSrcReg, (outs VR128X:$dst), (ins VR128X:$src1, RC:$src2),
2444 !strconcat(asm, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
2445 [(set VR128X:$dst, (vt (OpNode VR128X:$src1,
2446 (scalar_to_vector RC:$src2))))],
2447 IIC_SSE_MOV_S_RR>, EVEX_4V, VEX_LIG;
2448 let Constraints = "$src1 = $dst" in
2449 def rrk : SI<0x10, MRMSrcReg, (outs VR128X:$dst),
2450 (ins VR128X:$src1, VK1WM:$mask, RC:$src2, RC:$src3),
2452 "\t{$src3, $src2, $dst {${mask}}|$dst {${mask}}, $src2, $src3}"),
2453 [], IIC_SSE_MOV_S_RR>, EVEX_4V, VEX_LIG, EVEX_K;
2454 def rm : SI<0x10, MRMSrcMem, (outs RC:$dst), (ins x86memop:$src),
2455 !strconcat(asm, "\t{$src, $dst|$dst, $src}"),
2456 [(set RC:$dst, (mem_pat addr:$src))], IIC_SSE_MOV_S_RM>,
2458 let mayStore = 1 in {
2459 def mr: SI<0x11, MRMDestMem, (outs), (ins x86memop:$dst, RC:$src),
2460 !strconcat(asm, "\t{$src, $dst|$dst, $src}"),
2461 [(store RC:$src, addr:$dst)], IIC_SSE_MOV_S_MR>,
2463 def mrk: SI<0x11, MRMDestMem, (outs), (ins x86memop:$dst, VK1WM:$mask, RC:$src),
2464 !strconcat(asm, "\t{$src, $dst {${mask}}|$dst {${mask}}, $src}"),
2465 [], IIC_SSE_MOV_S_MR>,
2466 EVEX, VEX_LIG, EVEX_K;
2468 } //hasSideEffects = 0
2471 let ExeDomain = SSEPackedSingle in
2472 defm VMOVSSZ : avx512_move_scalar<"movss", FR32X, X86Movss, v4f32, f32mem,
2473 loadf32>, XS, EVEX_CD8<32, CD8VT1>;
2475 let ExeDomain = SSEPackedDouble in
2476 defm VMOVSDZ : avx512_move_scalar<"movsd", FR64X, X86Movsd, v2f64, f64mem,
2477 loadf64>, XD, VEX_W, EVEX_CD8<64, CD8VT1>;
2479 def : Pat<(f32 (X86select VK1WM:$mask, (f32 FR32X:$src1), (f32 FR32X:$src2))),
2480 (COPY_TO_REGCLASS (VMOVSSZrrk (COPY_TO_REGCLASS FR32X:$src2, VR128X),
2481 VK1WM:$mask, (f32 (IMPLICIT_DEF)), FR32X:$src1), FR32X)>;
2483 def : Pat<(f64 (X86select VK1WM:$mask, (f64 FR64X:$src1), (f64 FR64X:$src2))),
2484 (COPY_TO_REGCLASS (VMOVSDZrrk (COPY_TO_REGCLASS FR64X:$src2, VR128X),
2485 VK1WM:$mask, (f64 (IMPLICIT_DEF)), FR64X:$src1), FR64X)>;
2487 def : Pat<(int_x86_avx512_mask_store_ss addr:$dst, VR128X:$src, GR8:$mask),
2488 (VMOVSSZmrk addr:$dst, (i1 (COPY_TO_REGCLASS GR8:$mask, VK1WM)),
2489 (COPY_TO_REGCLASS VR128X:$src, FR32X))>;
2491 // For the disassembler
2492 let isCodeGenOnly = 1, ForceDisassemble = 1, hasSideEffects = 0 in {
2493 def VMOVSSZrr_REV : SI<0x11, MRMDestReg, (outs VR128X:$dst),
2494 (ins VR128X:$src1, FR32X:$src2),
2495 "movss\t{$src2, $src1, $dst|$dst, $src1, $src2}", [],
2497 XS, EVEX_4V, VEX_LIG;
2498 def VMOVSDZrr_REV : SI<0x11, MRMDestReg, (outs VR128X:$dst),
2499 (ins VR128X:$src1, FR64X:$src2),
2500 "movsd\t{$src2, $src1, $dst|$dst, $src1, $src2}", [],
2502 XD, EVEX_4V, VEX_LIG, VEX_W;
2505 let Predicates = [HasAVX512] in {
2506 let AddedComplexity = 15 in {
2507 // Move scalar to XMM zero-extended, zeroing a VR128X then do a
2508 // MOVS{S,D} to the lower bits.
2509 def : Pat<(v4f32 (X86vzmovl (v4f32 (scalar_to_vector FR32X:$src)))),
2510 (VMOVSSZrr (v4f32 (V_SET0)), FR32X:$src)>;
2511 def : Pat<(v4f32 (X86vzmovl (v4f32 VR128X:$src))),
2512 (VMOVSSZrr (v4f32 (V_SET0)), (COPY_TO_REGCLASS VR128X:$src, FR32X))>;
2513 def : Pat<(v4i32 (X86vzmovl (v4i32 VR128X:$src))),
2514 (VMOVSSZrr (v4i32 (V_SET0)), (COPY_TO_REGCLASS VR128X:$src, FR32X))>;
2515 def : Pat<(v2f64 (X86vzmovl (v2f64 (scalar_to_vector FR64X:$src)))),
2516 (VMOVSDZrr (v2f64 (V_SET0)), FR64X:$src)>;
2518 // Move low f32 and clear high bits.
2519 def : Pat<(v8f32 (X86vzmovl (v8f32 VR256X:$src))),
2520 (SUBREG_TO_REG (i32 0),
2521 (VMOVSSZrr (v4f32 (V_SET0)),
2522 (EXTRACT_SUBREG (v8f32 VR256X:$src), sub_xmm)), sub_xmm)>;
2523 def : Pat<(v8i32 (X86vzmovl (v8i32 VR256X:$src))),
2524 (SUBREG_TO_REG (i32 0),
2525 (VMOVSSZrr (v4i32 (V_SET0)),
2526 (EXTRACT_SUBREG (v8i32 VR256X:$src), sub_xmm)), sub_xmm)>;
2529 let AddedComplexity = 20 in {
2530 // MOVSSrm zeros the high parts of the register; represent this
2531 // with SUBREG_TO_REG. The AVX versions also write: DST[255:128] <- 0
2532 def : Pat<(v4f32 (X86vzmovl (v4f32 (scalar_to_vector (loadf32 addr:$src))))),
2533 (COPY_TO_REGCLASS (VMOVSSZrm addr:$src), VR128X)>;
2534 def : Pat<(v4f32 (scalar_to_vector (loadf32 addr:$src))),
2535 (COPY_TO_REGCLASS (VMOVSSZrm addr:$src), VR128X)>;
2536 def : Pat<(v4f32 (X86vzmovl (loadv4f32 addr:$src))),
2537 (COPY_TO_REGCLASS (VMOVSSZrm addr:$src), VR128X)>;
2539 // MOVSDrm zeros the high parts of the register; represent this
2540 // with SUBREG_TO_REG. The AVX versions also write: DST[255:128] <- 0
2541 def : Pat<(v2f64 (X86vzmovl (v2f64 (scalar_to_vector (loadf64 addr:$src))))),
2542 (COPY_TO_REGCLASS (VMOVSDZrm addr:$src), VR128X)>;
2543 def : Pat<(v2f64 (scalar_to_vector (loadf64 addr:$src))),
2544 (COPY_TO_REGCLASS (VMOVSDZrm addr:$src), VR128X)>;
2545 def : Pat<(v2f64 (X86vzmovl (loadv2f64 addr:$src))),
2546 (COPY_TO_REGCLASS (VMOVSDZrm addr:$src), VR128X)>;
2547 def : Pat<(v2f64 (X86vzmovl (bc_v2f64 (loadv4f32 addr:$src)))),
2548 (COPY_TO_REGCLASS (VMOVSDZrm addr:$src), VR128X)>;
2549 def : Pat<(v2f64 (X86vzload addr:$src)),
2550 (COPY_TO_REGCLASS (VMOVSDZrm addr:$src), VR128X)>;
2552 // Represent the same patterns above but in the form they appear for
2554 def : Pat<(v8i32 (X86vzmovl (insert_subvector undef,
2555 (v4i32 (scalar_to_vector (loadi32 addr:$src))), (iPTR 0)))),
2556 (SUBREG_TO_REG (i32 0), (VMOVDI2PDIZrm addr:$src), sub_xmm)>;
2557 def : Pat<(v8f32 (X86vzmovl (insert_subvector undef,
2558 (v4f32 (scalar_to_vector (loadf32 addr:$src))), (iPTR 0)))),
2559 (SUBREG_TO_REG (i32 0), (VMOVSSZrm addr:$src), sub_xmm)>;
2560 def : Pat<(v4f64 (X86vzmovl (insert_subvector undef,
2561 (v2f64 (scalar_to_vector (loadf64 addr:$src))), (iPTR 0)))),
2562 (SUBREG_TO_REG (i32 0), (VMOVSDZrm addr:$src), sub_xmm)>;
2564 def : Pat<(v8f32 (X86vzmovl (insert_subvector undef,
2565 (v4f32 (scalar_to_vector FR32X:$src)), (iPTR 0)))),
2566 (SUBREG_TO_REG (i32 0), (v4f32 (VMOVSSZrr (v4f32 (V_SET0)),
2567 FR32X:$src)), sub_xmm)>;
2568 def : Pat<(v4f64 (X86vzmovl (insert_subvector undef,
2569 (v2f64 (scalar_to_vector FR64X:$src)), (iPTR 0)))),
2570 (SUBREG_TO_REG (i64 0), (v2f64 (VMOVSDZrr (v2f64 (V_SET0)),
2571 FR64X:$src)), sub_xmm)>;
2572 def : Pat<(v4i64 (X86vzmovl (insert_subvector undef,
2573 (v2i64 (scalar_to_vector (loadi64 addr:$src))), (iPTR 0)))),
2574 (SUBREG_TO_REG (i64 0), (VMOVQI2PQIZrm addr:$src), sub_xmm)>;
2576 // Move low f64 and clear high bits.
2577 def : Pat<(v4f64 (X86vzmovl (v4f64 VR256X:$src))),
2578 (SUBREG_TO_REG (i32 0),
2579 (VMOVSDZrr (v2f64 (V_SET0)),
2580 (EXTRACT_SUBREG (v4f64 VR256X:$src), sub_xmm)), sub_xmm)>;
2582 def : Pat<(v4i64 (X86vzmovl (v4i64 VR256X:$src))),
2583 (SUBREG_TO_REG (i32 0), (VMOVSDZrr (v2i64 (V_SET0)),
2584 (EXTRACT_SUBREG (v4i64 VR256X:$src), sub_xmm)), sub_xmm)>;
2586 // Extract and store.
2587 def : Pat<(store (f32 (vector_extract (v4f32 VR128X:$src), (iPTR 0))),
2589 (VMOVSSZmr addr:$dst, (COPY_TO_REGCLASS (v4f32 VR128X:$src), FR32X))>;
2590 def : Pat<(store (f64 (vector_extract (v2f64 VR128X:$src), (iPTR 0))),
2592 (VMOVSDZmr addr:$dst, (COPY_TO_REGCLASS (v2f64 VR128X:$src), FR64X))>;
2594 // Shuffle with VMOVSS
2595 def : Pat<(v4i32 (X86Movss VR128X:$src1, VR128X:$src2)),
2596 (VMOVSSZrr (v4i32 VR128X:$src1),
2597 (COPY_TO_REGCLASS (v4i32 VR128X:$src2), FR32X))>;
2598 def : Pat<(v4f32 (X86Movss VR128X:$src1, VR128X:$src2)),
2599 (VMOVSSZrr (v4f32 VR128X:$src1),
2600 (COPY_TO_REGCLASS (v4f32 VR128X:$src2), FR32X))>;
2603 def : Pat<(v8i32 (X86Movss VR256X:$src1, VR256X:$src2)),
2604 (SUBREG_TO_REG (i32 0),
2605 (VMOVSSZrr (EXTRACT_SUBREG (v8i32 VR256X:$src1), sub_xmm),
2606 (EXTRACT_SUBREG (v8i32 VR256X:$src2), sub_xmm)),
2608 def : Pat<(v8f32 (X86Movss VR256X:$src1, VR256X:$src2)),
2609 (SUBREG_TO_REG (i32 0),
2610 (VMOVSSZrr (EXTRACT_SUBREG (v8f32 VR256X:$src1), sub_xmm),
2611 (EXTRACT_SUBREG (v8f32 VR256X:$src2), sub_xmm)),
2614 // Shuffle with VMOVSD
2615 def : Pat<(v2i64 (X86Movsd VR128X:$src1, VR128X:$src2)),
2616 (VMOVSDZrr VR128X:$src1, (COPY_TO_REGCLASS VR128X:$src2, FR64X))>;
2617 def : Pat<(v2f64 (X86Movsd VR128X:$src1, VR128X:$src2)),
2618 (VMOVSDZrr VR128X:$src1, (COPY_TO_REGCLASS VR128X:$src2, FR64X))>;
2619 def : Pat<(v4f32 (X86Movsd VR128X:$src1, VR128X:$src2)),
2620 (VMOVSDZrr VR128X:$src1, (COPY_TO_REGCLASS VR128X:$src2, FR64X))>;
2621 def : Pat<(v4i32 (X86Movsd VR128X:$src1, VR128X:$src2)),
2622 (VMOVSDZrr VR128X:$src1, (COPY_TO_REGCLASS VR128X:$src2, FR64X))>;
2625 def : Pat<(v4i64 (X86Movsd VR256X:$src1, VR256X:$src2)),
2626 (SUBREG_TO_REG (i32 0),
2627 (VMOVSDZrr (EXTRACT_SUBREG (v4i64 VR256X:$src1), sub_xmm),
2628 (EXTRACT_SUBREG (v4i64 VR256X:$src2), sub_xmm)),
2630 def : Pat<(v4f64 (X86Movsd VR256X:$src1, VR256X:$src2)),
2631 (SUBREG_TO_REG (i32 0),
2632 (VMOVSDZrr (EXTRACT_SUBREG (v4f64 VR256X:$src1), sub_xmm),
2633 (EXTRACT_SUBREG (v4f64 VR256X:$src2), sub_xmm)),
2636 def : Pat<(v2f64 (X86Movlpd VR128X:$src1, VR128X:$src2)),
2637 (VMOVSDZrr VR128X:$src1, (COPY_TO_REGCLASS VR128X:$src2, FR64X))>;
2638 def : Pat<(v2i64 (X86Movlpd VR128X:$src1, VR128X:$src2)),
2639 (VMOVSDZrr VR128X:$src1, (COPY_TO_REGCLASS VR128X:$src2, FR64X))>;
2640 def : Pat<(v4f32 (X86Movlps VR128X:$src1, VR128X:$src2)),
2641 (VMOVSDZrr VR128X:$src1, (COPY_TO_REGCLASS VR128X:$src2, FR64X))>;
2642 def : Pat<(v4i32 (X86Movlps VR128X:$src1, VR128X:$src2)),
2643 (VMOVSDZrr VR128X:$src1, (COPY_TO_REGCLASS VR128X:$src2, FR64X))>;
2646 let AddedComplexity = 15 in
2647 def VMOVZPQILo2PQIZrr : AVX512XSI<0x7E, MRMSrcReg, (outs VR128X:$dst),
2649 "vmovq\t{$src, $dst|$dst, $src}",
2650 [(set VR128X:$dst, (v2i64 (X86vzmovl
2651 (v2i64 VR128X:$src))))],
2652 IIC_SSE_MOVQ_RR>, EVEX, VEX_W;
2654 let AddedComplexity = 20 in
2655 def VMOVZPQILo2PQIZrm : AVX512XSI<0x7E, MRMSrcMem, (outs VR128X:$dst),
2657 "vmovq\t{$src, $dst|$dst, $src}",
2658 [(set VR128X:$dst, (v2i64 (X86vzmovl
2659 (loadv2i64 addr:$src))))],
2660 IIC_SSE_MOVDQ>, EVEX, VEX_W,
2661 EVEX_CD8<8, CD8VT8>;
2663 let Predicates = [HasAVX512] in {
2664 // AVX 128-bit movd/movq instruction write zeros in the high 128-bit part.
2665 let AddedComplexity = 20 in {
2666 def : Pat<(v4i32 (X86vzmovl (v4i32 (scalar_to_vector (loadi32 addr:$src))))),
2667 (VMOVDI2PDIZrm addr:$src)>;
2668 def : Pat<(v2i64 (X86vzmovl (v2i64 (scalar_to_vector GR64:$src)))),
2669 (VMOV64toPQIZrr GR64:$src)>;
2670 def : Pat<(v4i32 (X86vzmovl (v4i32 (scalar_to_vector GR32:$src)))),
2671 (VMOVDI2PDIZrr GR32:$src)>;
2673 def : Pat<(v4i32 (X86vzmovl (bc_v4i32 (loadv4f32 addr:$src)))),
2674 (VMOVDI2PDIZrm addr:$src)>;
2675 def : Pat<(v4i32 (X86vzmovl (bc_v4i32 (loadv2i64 addr:$src)))),
2676 (VMOVDI2PDIZrm addr:$src)>;
2677 def : Pat<(v2i64 (X86vzmovl (loadv2i64 addr:$src))),
2678 (VMOVZPQILo2PQIZrm addr:$src)>;
2679 def : Pat<(v2f64 (X86vzmovl (v2f64 VR128X:$src))),
2680 (VMOVZPQILo2PQIZrr VR128X:$src)>;
2681 def : Pat<(v2i64 (X86vzload addr:$src)),
2682 (VMOVZPQILo2PQIZrm addr:$src)>;
2685 // Use regular 128-bit instructions to match 256-bit scalar_to_vec+zext.
2686 def : Pat<(v8i32 (X86vzmovl (insert_subvector undef,
2687 (v4i32 (scalar_to_vector GR32:$src)),(iPTR 0)))),
2688 (SUBREG_TO_REG (i32 0), (VMOVDI2PDIZrr GR32:$src), sub_xmm)>;
2689 def : Pat<(v4i64 (X86vzmovl (insert_subvector undef,
2690 (v2i64 (scalar_to_vector GR64:$src)),(iPTR 0)))),
2691 (SUBREG_TO_REG (i64 0), (VMOV64toPQIZrr GR64:$src), sub_xmm)>;
2694 def : Pat<(v16i32 (X86Vinsert (v16i32 immAllZerosV), GR32:$src2, (iPTR 0))),
2695 (SUBREG_TO_REG (i32 0), (VMOVDI2PDIZrr GR32:$src2), sub_xmm)>;
2697 def : Pat<(v8i64 (X86Vinsert (bc_v8i64 (v16i32 immAllZerosV)), GR64:$src2, (iPTR 0))),
2698 (SUBREG_TO_REG (i32 0), (VMOV64toPQIZrr GR64:$src2), sub_xmm)>;
2700 def : Pat<(v16i32 (X86Vinsert undef, GR32:$src2, (iPTR 0))),
2701 (SUBREG_TO_REG (i32 0), (VMOVDI2PDIZrr GR32:$src2), sub_xmm)>;
2703 def : Pat<(v8i64 (X86Vinsert undef, GR64:$src2, (iPTR 0))),
2704 (SUBREG_TO_REG (i32 0), (VMOV64toPQIZrr GR64:$src2), sub_xmm)>;
2706 //===----------------------------------------------------------------------===//
2707 // AVX-512 - Non-temporals
2708 //===----------------------------------------------------------------------===//
2709 let SchedRW = [WriteLoad] in {
2710 def VMOVNTDQAZrm : AVX512PI<0x2A, MRMSrcMem, (outs VR512:$dst),
2711 (ins i512mem:$src), "vmovntdqa\t{$src, $dst|$dst, $src}",
2712 [(set VR512:$dst, (int_x86_avx512_movntdqa addr:$src))],
2713 SSEPackedInt>, EVEX, T8PD, EVEX_V512,
2714 EVEX_CD8<64, CD8VF>;
2716 let Predicates = [HasAVX512, HasVLX] in {
2717 def VMOVNTDQAZ256rm : AVX512PI<0x2A, MRMSrcMem, (outs VR256X:$dst),
2719 "vmovntdqa\t{$src, $dst|$dst, $src}", [],
2720 SSEPackedInt>, EVEX, T8PD, EVEX_V256,
2721 EVEX_CD8<64, CD8VF>;
2723 def VMOVNTDQAZ128rm : AVX512PI<0x2A, MRMSrcMem, (outs VR128X:$dst),
2725 "vmovntdqa\t{$src, $dst|$dst, $src}", [],
2726 SSEPackedInt>, EVEX, T8PD, EVEX_V128,
2727 EVEX_CD8<64, CD8VF>;
2731 multiclass avx512_movnt<bits<8> opc, string OpcodeStr, PatFrag st_frag,
2732 ValueType OpVT, RegisterClass RC, X86MemOperand memop,
2733 Domain d, InstrItinClass itin = IIC_SSE_MOVNT> {
2734 let SchedRW = [WriteStore], mayStore = 1,
2735 AddedComplexity = 400 in
2736 def mr : AVX512PI<opc, MRMDestMem, (outs), (ins memop:$dst, RC:$src),
2737 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
2738 [(st_frag (OpVT RC:$src), addr:$dst)], d, itin>, EVEX;
2741 multiclass avx512_movnt_vl<bits<8> opc, string OpcodeStr, PatFrag st_frag,
2742 string elty, string elsz, string vsz512,
2743 string vsz256, string vsz128, Domain d,
2744 Predicate prd, InstrItinClass itin = IIC_SSE_MOVNT> {
2745 let Predicates = [prd] in
2746 defm Z : avx512_movnt<opc, OpcodeStr, st_frag,
2747 !cast<ValueType>("v"##vsz512##elty##elsz), VR512,
2748 !cast<X86MemOperand>(elty##"512mem"), d, itin>,
2751 let Predicates = [prd, HasVLX] in {
2752 defm Z256 : avx512_movnt<opc, OpcodeStr, st_frag,
2753 !cast<ValueType>("v"##vsz256##elty##elsz), VR256X,
2754 !cast<X86MemOperand>(elty##"256mem"), d, itin>,
2757 defm Z128 : avx512_movnt<opc, OpcodeStr, st_frag,
2758 !cast<ValueType>("v"##vsz128##elty##elsz), VR128X,
2759 !cast<X86MemOperand>(elty##"128mem"), d, itin>,
2764 defm VMOVNTDQ : avx512_movnt_vl<0xE7, "vmovntdq", alignednontemporalstore,
2765 "i", "64", "8", "4", "2", SSEPackedInt,
2766 HasAVX512>, PD, EVEX_CD8<64, CD8VF>;
2768 defm VMOVNTPD : avx512_movnt_vl<0x2B, "vmovntpd", alignednontemporalstore,
2769 "f", "64", "8", "4", "2", SSEPackedDouble,
2770 HasAVX512>, PD, VEX_W, EVEX_CD8<64, CD8VF>;
2772 defm VMOVNTPS : avx512_movnt_vl<0x2B, "vmovntps", alignednontemporalstore,
2773 "f", "32", "16", "8", "4", SSEPackedSingle,
2774 HasAVX512>, PS, EVEX_CD8<32, CD8VF>;
2776 //===----------------------------------------------------------------------===//
2777 // AVX-512 - Integer arithmetic
2779 multiclass avx512_binop_rm<bits<8> opc, string OpcodeStr, SDNode OpNode,
2780 X86VectorVTInfo _, OpndItins itins,
2781 bit IsCommutable = 0> {
2782 defm rr : AVX512_maskable<opc, MRMSrcReg, _, (outs _.RC:$dst),
2783 (ins _.RC:$src1, _.RC:$src2), OpcodeStr##_.Suffix,
2784 "$src2, $src1", "$src1, $src2",
2785 (_.VT (OpNode _.RC:$src1, _.RC:$src2)),
2786 "", itins.rr, IsCommutable>,
2787 AVX512BIBase, EVEX_4V;
2790 defm rm : AVX512_maskable<opc, MRMSrcMem, _, (outs _.RC:$dst),
2791 (ins _.RC:$src1, _.MemOp:$src2), OpcodeStr##_.Suffix,
2792 "$src2, $src1", "$src1, $src2",
2793 (_.VT (OpNode _.RC:$src1,
2794 (bitconvert (_.LdFrag addr:$src2)))),
2796 AVX512BIBase, EVEX_4V;
2799 multiclass avx512_binop_rmb<bits<8> opc, string OpcodeStr, SDNode OpNode,
2800 X86VectorVTInfo _, OpndItins itins,
2801 bit IsCommutable = 0> :
2802 avx512_binop_rm<opc, OpcodeStr, OpNode, _, itins, IsCommutable> {
2804 defm rmb : AVX512_maskable<opc, MRMSrcMem, _, (outs _.RC:$dst),
2805 (ins _.RC:$src1, _.ScalarMemOp:$src2), OpcodeStr##_.Suffix,
2806 "${src2}"##_.BroadcastStr##", $src1",
2807 "$src1, ${src2}"##_.BroadcastStr,
2808 (_.VT (OpNode _.RC:$src1,
2810 (_.ScalarLdFrag addr:$src2)))),
2812 AVX512BIBase, EVEX_4V, EVEX_B;
2815 multiclass avx512_binop_rm_vl<bits<8> opc, string OpcodeStr, SDNode OpNode,
2816 AVX512VLVectorVTInfo VTInfo, OpndItins itins,
2817 Predicate prd, bit IsCommutable = 0> {
2818 let Predicates = [prd] in
2819 defm Z : avx512_binop_rm<opc, OpcodeStr, OpNode, VTInfo.info512, itins,
2820 IsCommutable>, EVEX_V512;
2822 let Predicates = [prd, HasVLX] in {
2823 defm Z256 : avx512_binop_rm<opc, OpcodeStr, OpNode, VTInfo.info256, itins,
2824 IsCommutable>, EVEX_V256;
2825 defm Z128 : avx512_binop_rm<opc, OpcodeStr, OpNode, VTInfo.info128, itins,
2826 IsCommutable>, EVEX_V128;
2830 multiclass avx512_binop_rmb_vl<bits<8> opc, string OpcodeStr, SDNode OpNode,
2831 AVX512VLVectorVTInfo VTInfo, OpndItins itins,
2832 Predicate prd, bit IsCommutable = 0> {
2833 let Predicates = [prd] in
2834 defm Z : avx512_binop_rmb<opc, OpcodeStr, OpNode, VTInfo.info512, itins,
2835 IsCommutable>, EVEX_V512;
2837 let Predicates = [prd, HasVLX] in {
2838 defm Z256 : avx512_binop_rmb<opc, OpcodeStr, OpNode, VTInfo.info256, itins,
2839 IsCommutable>, EVEX_V256;
2840 defm Z128 : avx512_binop_rmb<opc, OpcodeStr, OpNode, VTInfo.info128, itins,
2841 IsCommutable>, EVEX_V128;
2845 multiclass avx512_binop_rm_vl_q<bits<8> opc, string OpcodeStr, SDNode OpNode,
2846 OpndItins itins, Predicate prd,
2847 bit IsCommutable = 0> {
2848 defm NAME : avx512_binop_rmb_vl<opc, OpcodeStr, OpNode, avx512vl_i64_info,
2849 itins, prd, IsCommutable>,
2850 VEX_W, EVEX_CD8<64, CD8VF>;
2853 multiclass avx512_binop_rm_vl_d<bits<8> opc, string OpcodeStr, SDNode OpNode,
2854 OpndItins itins, Predicate prd,
2855 bit IsCommutable = 0> {
2856 defm NAME : avx512_binop_rmb_vl<opc, OpcodeStr, OpNode, avx512vl_i32_info,
2857 itins, prd, IsCommutable>, EVEX_CD8<32, CD8VF>;
2860 multiclass avx512_binop_rm_vl_w<bits<8> opc, string OpcodeStr, SDNode OpNode,
2861 OpndItins itins, Predicate prd,
2862 bit IsCommutable = 0> {
2863 defm NAME : avx512_binop_rm_vl<opc, OpcodeStr, OpNode, avx512vl_i16_info,
2864 itins, prd, IsCommutable>, EVEX_CD8<16, CD8VF>;
2867 multiclass avx512_binop_rm_vl_b<bits<8> opc, string OpcodeStr, SDNode OpNode,
2868 OpndItins itins, Predicate prd,
2869 bit IsCommutable = 0> {
2870 defm NAME : avx512_binop_rm_vl<opc, OpcodeStr, OpNode, avx512vl_i8_info,
2871 itins, prd, IsCommutable>, EVEX_CD8<8, CD8VF>;
2874 multiclass avx512_binop_rm_vl_dq<bits<8> opc_d, bits<8> opc_q, string OpcodeStr,
2875 SDNode OpNode, OpndItins itins, Predicate prd,
2876 bit IsCommutable = 0> {
2877 defm Q : avx512_binop_rm_vl_q<opc_q, OpcodeStr, OpNode, itins, prd,
2880 defm D : avx512_binop_rm_vl_d<opc_d, OpcodeStr, OpNode, itins, prd,
2884 multiclass avx512_binop_rm_vl_bw<bits<8> opc_b, bits<8> opc_w, string OpcodeStr,
2885 SDNode OpNode, OpndItins itins, Predicate prd,
2886 bit IsCommutable = 0> {
2887 defm W : avx512_binop_rm_vl_w<opc_w, OpcodeStr, OpNode, itins, prd,
2890 defm B : avx512_binop_rm_vl_b<opc_b, OpcodeStr, OpNode, itins, prd,
2894 multiclass avx512_binop_rm_vl_all<bits<8> opc_b, bits<8> opc_w,
2895 bits<8> opc_d, bits<8> opc_q,
2896 string OpcodeStr, SDNode OpNode,
2897 OpndItins itins, bit IsCommutable = 0> {
2898 defm NAME : avx512_binop_rm_vl_dq<opc_d, opc_q, OpcodeStr, OpNode,
2899 itins, HasAVX512, IsCommutable>,
2900 avx512_binop_rm_vl_bw<opc_b, opc_w, OpcodeStr, OpNode,
2901 itins, HasBWI, IsCommutable>;
2904 multiclass avx512_binop_rm2<bits<8> opc, string OpcodeStr, ValueType DstVT,
2905 ValueType SrcVT, RegisterClass KRC, RegisterClass RC,
2906 PatFrag memop_frag, X86MemOperand x86memop,
2907 PatFrag scalar_mfrag, X86MemOperand x86scalar_mop,
2908 string BrdcstStr, OpndItins itins, bit IsCommutable = 0> {
2909 let isCommutable = IsCommutable in
2911 def rr : AVX512BI<opc, MRMSrcReg, (outs RC:$dst),
2912 (ins RC:$src1, RC:$src2),
2913 !strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
2915 def rrk : AVX512BI<opc, MRMSrcReg, (outs RC:$dst),
2916 (ins KRC:$mask, RC:$src1, RC:$src2),
2917 !strconcat(OpcodeStr,
2918 "\t{$src2, $src1, $dst {${mask}}|$dst {${mask}}, $src1, $src2}"),
2919 [], itins.rr>, EVEX_4V, EVEX_K;
2920 def rrkz : AVX512BI<opc, MRMSrcReg, (outs RC:$dst),
2921 (ins KRC:$mask, RC:$src1, RC:$src2),
2922 !strconcat(OpcodeStr, "\t{$src2, $src1, $dst {${mask}} {z}" ,
2923 "|$dst {${mask}} {z}, $src1, $src2}"),
2924 [], itins.rr>, EVEX_4V, EVEX_KZ;
2926 let mayLoad = 1 in {
2927 def rm : AVX512BI<opc, MRMSrcMem, (outs RC:$dst),
2928 (ins RC:$src1, x86memop:$src2),
2929 !strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
2931 def rmk : AVX512BI<opc, MRMSrcMem, (outs RC:$dst),
2932 (ins KRC:$mask, RC:$src1, x86memop:$src2),
2933 !strconcat(OpcodeStr,
2934 "\t{$src2, $src1, $dst {${mask}}|$dst {${mask}}, $src1, $src2}"),
2935 [], itins.rm>, EVEX_4V, EVEX_K;
2936 def rmkz : AVX512BI<opc, MRMSrcMem, (outs RC:$dst),
2937 (ins KRC:$mask, RC:$src1, x86memop:$src2),
2938 !strconcat(OpcodeStr,
2939 "\t{$src2, $src1, $dst {${mask}} {z}|$dst {${mask}} {z}, $src1, $src2}"),
2940 [], itins.rm>, EVEX_4V, EVEX_KZ;
2941 def rmb : AVX512BI<opc, MRMSrcMem, (outs RC:$dst),
2942 (ins RC:$src1, x86scalar_mop:$src2),
2943 !strconcat(OpcodeStr, "\t{${src2}", BrdcstStr,
2944 ", $src1, $dst|$dst, $src1, ${src2}", BrdcstStr, "}"),
2945 [], itins.rm>, EVEX_4V, EVEX_B;
2946 def rmbk : AVX512BI<opc, MRMSrcMem, (outs RC:$dst),
2947 (ins KRC:$mask, RC:$src1, x86scalar_mop:$src2),
2948 !strconcat(OpcodeStr, "\t{${src2}", BrdcstStr,
2949 ", $src1, $dst {${mask}}|$dst {${mask}}, $src1, ${src2}",
2951 [], itins.rm>, EVEX_4V, EVEX_B, EVEX_K;
2952 def rmbkz : AVX512BI<opc, MRMSrcMem, (outs RC:$dst),
2953 (ins KRC:$mask, RC:$src1, x86scalar_mop:$src2),
2954 !strconcat(OpcodeStr, "\t{${src2}", BrdcstStr,
2955 ", $src1, $dst {${mask}} {z}|$dst {${mask}} {z}, $src1, ${src2}",
2957 [], itins.rm>, EVEX_4V, EVEX_B, EVEX_KZ;
2961 defm VPADD : avx512_binop_rm_vl_all<0xFC, 0xFD, 0xFE, 0xD4, "vpadd", add,
2962 SSE_INTALU_ITINS_P, 1>;
2963 defm VPSUB : avx512_binop_rm_vl_all<0xF8, 0xF9, 0xFA, 0xFB, "vpsub", sub,
2964 SSE_INTALU_ITINS_P, 0>;
2965 defm VPMULLD : avx512_binop_rm_vl_d<0x40, "vpmull", mul,
2966 SSE_INTALU_ITINS_P, HasAVX512, 1>, T8PD;
2967 defm VPMULLW : avx512_binop_rm_vl_w<0xD5, "vpmull", mul,
2968 SSE_INTALU_ITINS_P, HasBWI, 1>;
2969 defm VPMULLQ : avx512_binop_rm_vl_q<0x40, "vpmull", mul,
2970 SSE_INTALU_ITINS_P, HasDQI, 1>, T8PD;
2972 defm VPMULDQZ : avx512_binop_rm2<0x28, "vpmuldq", v8i64, v16i32, VK8WM, VR512,
2973 memopv8i64, i512mem, loadi64, i64mem, "{1to8}",
2974 SSE_INTALU_ITINS_P, 1>, T8PD, EVEX_V512,
2975 EVEX_CD8<64, CD8VF>, VEX_W;
2977 defm VPMULUDQZ : avx512_binop_rm2<0xF4, "vpmuludq", v8i64, v16i32, VK8WM, VR512,
2978 memopv8i64, i512mem, loadi64, i64mem, "{1to8}",
2979 SSE_INTMUL_ITINS_P, 1>, EVEX_V512, EVEX_CD8<64, CD8VF>, VEX_W;
2981 def : Pat<(v8i64 (X86pmuludq (v16i32 VR512:$src1), (v16i32 VR512:$src2))),
2982 (VPMULUDQZrr VR512:$src1, VR512:$src2)>;
2984 def : Pat<(v8i64 (int_x86_avx512_mask_pmulu_dq_512 (v16i32 VR512:$src1),
2985 (v16i32 VR512:$src2), (bc_v8i64 (v16i32 immAllZerosV)), (i8 -1))),
2986 (VPMULUDQZrr VR512:$src1, VR512:$src2)>;
2987 def : Pat<(v8i64 (int_x86_avx512_mask_pmul_dq_512 (v16i32 VR512:$src1),
2988 (v16i32 VR512:$src2), (bc_v8i64 (v16i32 immAllZerosV)), (i8 -1))),
2989 (VPMULDQZrr VR512:$src1, VR512:$src2)>;
2991 defm VPMAXSB : avx512_binop_rm_vl_b<0x3C, "vpmaxs", X86smax,
2992 SSE_INTALU_ITINS_P, HasBWI, 1>, T8PD;
2993 defm VPMAXSW : avx512_binop_rm_vl_w<0xEE, "vpmaxs", X86smax,
2994 SSE_INTALU_ITINS_P, HasBWI, 1>;
2995 defm VPMAXS : avx512_binop_rm_vl_dq<0x3D, 0x3D, "vpmaxs", X86smax,
2996 SSE_INTALU_ITINS_P, HasAVX512, 1>, T8PD;
2998 defm VPMAXUB : avx512_binop_rm_vl_b<0xDE, "vpmaxu", X86umax,
2999 SSE_INTALU_ITINS_P, HasBWI, 1>;
3000 defm VPMAXUW : avx512_binop_rm_vl_w<0x3E, "vpmaxu", X86umax,
3001 SSE_INTALU_ITINS_P, HasBWI, 1>, T8PD;
3002 defm VPMAXU : avx512_binop_rm_vl_dq<0x3F, 0x3F, "vpmaxu", X86umax,
3003 SSE_INTALU_ITINS_P, HasAVX512, 1>, T8PD;
3005 defm VPMINSB : avx512_binop_rm_vl_b<0x38, "vpmins", X86smin,
3006 SSE_INTALU_ITINS_P, HasBWI, 1>, T8PD;
3007 defm VPMINSW : avx512_binop_rm_vl_w<0xEA, "vpmins", X86smin,
3008 SSE_INTALU_ITINS_P, HasBWI, 1>;
3009 defm VPMINS : avx512_binop_rm_vl_dq<0x39, 0x39, "vpmins", X86smin,
3010 SSE_INTALU_ITINS_P, HasAVX512, 1>, T8PD;
3012 defm VPMINUB : avx512_binop_rm_vl_b<0xDA, "vpminu", X86umin,
3013 SSE_INTALU_ITINS_P, HasBWI, 1>;
3014 defm VPMINUW : avx512_binop_rm_vl_w<0x3A, "vpminu", X86umin,
3015 SSE_INTALU_ITINS_P, HasBWI, 1>, T8PD;
3016 defm VPMINU : avx512_binop_rm_vl_dq<0x3B, 0x3B, "vpminu", X86umin,
3017 SSE_INTALU_ITINS_P, HasAVX512, 1>, T8PD;
3019 def : Pat <(v16i32 (int_x86_avx512_mask_pmaxs_d_512 (v16i32 VR512:$src1),
3020 (v16i32 VR512:$src2), (v16i32 immAllZerosV), (i16 -1))),
3021 (VPMAXSDZrr VR512:$src1, VR512:$src2)>;
3022 def : Pat <(v16i32 (int_x86_avx512_mask_pmaxu_d_512 (v16i32 VR512:$src1),
3023 (v16i32 VR512:$src2), (v16i32 immAllZerosV), (i16 -1))),
3024 (VPMAXUDZrr VR512:$src1, VR512:$src2)>;
3025 def : Pat <(v8i64 (int_x86_avx512_mask_pmaxs_q_512 (v8i64 VR512:$src1),
3026 (v8i64 VR512:$src2), (bc_v8i64 (v16i32 immAllZerosV)), (i8 -1))),
3027 (VPMAXSQZrr VR512:$src1, VR512:$src2)>;
3028 def : Pat <(v8i64 (int_x86_avx512_mask_pmaxu_q_512 (v8i64 VR512:$src1),
3029 (v8i64 VR512:$src2), (bc_v8i64 (v16i32 immAllZerosV)), (i8 -1))),
3030 (VPMAXUQZrr VR512:$src1, VR512:$src2)>;
3031 def : Pat <(v16i32 (int_x86_avx512_mask_pmins_d_512 (v16i32 VR512:$src1),
3032 (v16i32 VR512:$src2), (v16i32 immAllZerosV), (i16 -1))),
3033 (VPMINSDZrr VR512:$src1, VR512:$src2)>;
3034 def : Pat <(v16i32 (int_x86_avx512_mask_pminu_d_512 (v16i32 VR512:$src1),
3035 (v16i32 VR512:$src2), (v16i32 immAllZerosV), (i16 -1))),
3036 (VPMINUDZrr VR512:$src1, VR512:$src2)>;
3037 def : Pat <(v8i64 (int_x86_avx512_mask_pmins_q_512 (v8i64 VR512:$src1),
3038 (v8i64 VR512:$src2), (bc_v8i64 (v16i32 immAllZerosV)), (i8 -1))),
3039 (VPMINSQZrr VR512:$src1, VR512:$src2)>;
3040 def : Pat <(v8i64 (int_x86_avx512_mask_pminu_q_512 (v8i64 VR512:$src1),
3041 (v8i64 VR512:$src2), (bc_v8i64 (v16i32 immAllZerosV)), (i8 -1))),
3042 (VPMINUQZrr VR512:$src1, VR512:$src2)>;
3043 //===----------------------------------------------------------------------===//
3044 // AVX-512 - Unpack Instructions
3045 //===----------------------------------------------------------------------===//
3047 multiclass avx512_unpack_fp<bits<8> opc, SDNode OpNode, ValueType vt,
3048 PatFrag mem_frag, RegisterClass RC,
3049 X86MemOperand x86memop, string asm,
3051 def rr : AVX512PI<opc, MRMSrcReg,
3052 (outs RC:$dst), (ins RC:$src1, RC:$src2),
3054 (vt (OpNode RC:$src1, RC:$src2)))],
3056 def rm : AVX512PI<opc, MRMSrcMem,
3057 (outs RC:$dst), (ins RC:$src1, x86memop:$src2),
3059 (vt (OpNode RC:$src1,
3060 (bitconvert (mem_frag addr:$src2)))))],
3064 defm VUNPCKHPSZ: avx512_unpack_fp<0x15, X86Unpckh, v16f32, memopv8f64,
3065 VR512, f512mem, "vunpckhps\t{$src2, $src1, $dst|$dst, $src1, $src2}",
3066 SSEPackedSingle>, PS, EVEX_V512, EVEX_CD8<32, CD8VF>;
3067 defm VUNPCKHPDZ: avx512_unpack_fp<0x15, X86Unpckh, v8f64, memopv8f64,
3068 VR512, f512mem, "vunpckhpd\t{$src2, $src1, $dst|$dst, $src1, $src2}",
3069 SSEPackedDouble>, PD, EVEX_V512, VEX_W, EVEX_CD8<64, CD8VF>;
3070 defm VUNPCKLPSZ: avx512_unpack_fp<0x14, X86Unpckl, v16f32, memopv8f64,
3071 VR512, f512mem, "vunpcklps\t{$src2, $src1, $dst|$dst, $src1, $src2}",
3072 SSEPackedSingle>, PS, EVEX_V512, EVEX_CD8<32, CD8VF>;
3073 defm VUNPCKLPDZ: avx512_unpack_fp<0x14, X86Unpckl, v8f64, memopv8f64,
3074 VR512, f512mem, "vunpcklpd\t{$src2, $src1, $dst|$dst, $src1, $src2}",
3075 SSEPackedDouble>, PD, EVEX_V512, VEX_W, EVEX_CD8<64, CD8VF>;
3077 multiclass avx512_unpack_int<bits<8> opc, string OpcodeStr, SDNode OpNode,
3078 ValueType OpVT, RegisterClass RC, PatFrag memop_frag,
3079 X86MemOperand x86memop> {
3080 def rr : AVX512BI<opc, MRMSrcReg, (outs RC:$dst),
3081 (ins RC:$src1, RC:$src2),
3082 !strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
3083 [(set RC:$dst, (OpVT (OpNode (OpVT RC:$src1), (OpVT RC:$src2))))],
3084 IIC_SSE_UNPCK>, EVEX_4V;
3085 def rm : AVX512BI<opc, MRMSrcMem, (outs RC:$dst),
3086 (ins RC:$src1, x86memop:$src2),
3087 !strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
3088 [(set RC:$dst, (OpVT (OpNode (OpVT RC:$src1),
3089 (bitconvert (memop_frag addr:$src2)))))],
3090 IIC_SSE_UNPCK>, EVEX_4V;
3092 defm VPUNPCKLDQZ : avx512_unpack_int<0x62, "vpunpckldq", X86Unpckl, v16i32,
3093 VR512, memopv16i32, i512mem>, EVEX_V512,
3094 EVEX_CD8<32, CD8VF>;
3095 defm VPUNPCKLQDQZ : avx512_unpack_int<0x6C, "vpunpcklqdq", X86Unpckl, v8i64,
3096 VR512, memopv8i64, i512mem>, EVEX_V512,
3097 VEX_W, EVEX_CD8<64, CD8VF>;
3098 defm VPUNPCKHDQZ : avx512_unpack_int<0x6A, "vpunpckhdq", X86Unpckh, v16i32,
3099 VR512, memopv16i32, i512mem>, EVEX_V512,
3100 EVEX_CD8<32, CD8VF>;
3101 defm VPUNPCKHQDQZ : avx512_unpack_int<0x6D, "vpunpckhqdq", X86Unpckh, v8i64,
3102 VR512, memopv8i64, i512mem>, EVEX_V512,
3103 VEX_W, EVEX_CD8<64, CD8VF>;
3104 //===----------------------------------------------------------------------===//
3108 multiclass avx512_pshuf_imm<bits<8> opc, string OpcodeStr, RegisterClass RC,
3109 SDNode OpNode, PatFrag mem_frag,
3110 X86MemOperand x86memop, ValueType OpVT> {
3111 def ri : AVX512Ii8<opc, MRMSrcReg, (outs RC:$dst),
3112 (ins RC:$src1, i8imm:$src2),
3113 !strconcat(OpcodeStr,
3114 "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
3116 (OpVT (OpNode RC:$src1, (i8 imm:$src2))))]>,
3118 def mi : AVX512Ii8<opc, MRMSrcMem, (outs RC:$dst),
3119 (ins x86memop:$src1, i8imm:$src2),
3120 !strconcat(OpcodeStr,
3121 "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
3123 (OpVT (OpNode (mem_frag addr:$src1),
3124 (i8 imm:$src2))))]>, EVEX;
3127 defm VPSHUFDZ : avx512_pshuf_imm<0x70, "vpshufd", VR512, X86PShufd, memopv16i32,
3128 i512mem, v16i32>, PD, EVEX_V512, EVEX_CD8<32, CD8VF>;
3130 //===----------------------------------------------------------------------===//
3131 // AVX-512 Logical Instructions
3132 //===----------------------------------------------------------------------===//
3134 defm VPAND : avx512_binop_rm_vl_dq<0xDB, 0xDB, "vpand", and,
3135 SSE_INTALU_ITINS_P, HasAVX512, 1>;
3136 defm VPOR : avx512_binop_rm_vl_dq<0xEB, 0xEB, "vpor", or,
3137 SSE_INTALU_ITINS_P, HasAVX512, 1>;
3138 defm VPXOR : avx512_binop_rm_vl_dq<0xEF, 0xEF, "vpxor", xor,
3139 SSE_INTALU_ITINS_P, HasAVX512, 1>;
3140 defm VPANDN : avx512_binop_rm_vl_dq<0xDF, 0xDF, "vpandn", X86andnp,
3141 SSE_INTALU_ITINS_P, HasAVX512, 1>;
3143 //===----------------------------------------------------------------------===//
3144 // AVX-512 FP arithmetic
3145 //===----------------------------------------------------------------------===//
3147 multiclass avx512_binop_s<bits<8> opc, string OpcodeStr, SDNode OpNode,
3149 defm SSZ : sse12_fp_scalar<opc, !strconcat(OpcodeStr, "ss"), OpNode, FR32X,
3150 f32mem, itins.s, 0>, XS, EVEX_4V, VEX_LIG,
3151 EVEX_CD8<32, CD8VT1>;
3152 defm SDZ : sse12_fp_scalar<opc, !strconcat(OpcodeStr, "sd"), OpNode, FR64X,
3153 f64mem, itins.d, 0>, XD, VEX_W, EVEX_4V, VEX_LIG,
3154 EVEX_CD8<64, CD8VT1>;
3157 let isCommutable = 1 in {
3158 defm VADD : avx512_binop_s<0x58, "add", fadd, SSE_ALU_ITINS_S>;
3159 defm VMUL : avx512_binop_s<0x59, "mul", fmul, SSE_ALU_ITINS_S>;
3160 defm VMIN : avx512_binop_s<0x5D, "min", X86fmin, SSE_ALU_ITINS_S>;
3161 defm VMAX : avx512_binop_s<0x5F, "max", X86fmax, SSE_ALU_ITINS_S>;
3163 let isCommutable = 0 in {
3164 defm VSUB : avx512_binop_s<0x5C, "sub", fsub, SSE_ALU_ITINS_S>;
3165 defm VDIV : avx512_binop_s<0x5E, "div", fdiv, SSE_ALU_ITINS_S>;
3168 multiclass avx512_fp_packed<bits<8> opc, string OpcodeStr, SDNode OpNode,
3169 X86VectorVTInfo _, bit IsCommutable> {
3170 defm rr: AVX512_maskable<opc, MRMSrcReg, _, (outs _.RC:$dst),
3171 (ins _.RC:$src1, _.RC:$src2), OpcodeStr##_.Suffix,
3172 "$src2, $src1", "$src1, $src2",
3173 (_.VT (OpNode _.RC:$src1, _.RC:$src2))>, EVEX_4V;
3174 let mayLoad = 1 in {
3175 defm rm: AVX512_maskable<opc, MRMSrcMem, _, (outs _.RC:$dst),
3176 (ins _.RC:$src1, _.MemOp:$src2), OpcodeStr##_.Suffix,
3177 "$src2, $src1", "$src1, $src2",
3178 (OpNode _.RC:$src1, (_.LdFrag addr:$src2))>, EVEX_4V;
3179 defm rmb: AVX512_maskable<opc, MRMSrcMem, _, (outs _.RC:$dst),
3180 (ins _.RC:$src1, _.ScalarMemOp:$src2), OpcodeStr##_.Suffix,
3181 "${src2}"##_.BroadcastStr##", $src1",
3182 "$src1, ${src2}"##_.BroadcastStr,
3183 (OpNode _.RC:$src1, (_.VT (X86VBroadcast
3184 (_.ScalarLdFrag addr:$src2))))>,
3189 multiclass avx512_fp_binop_p<bits<8> opc, string OpcodeStr, SDNode OpNode,
3190 bit IsCommutable = 0> {
3191 defm PSZ : avx512_fp_packed<opc, OpcodeStr, OpNode, v16f32_info,
3192 IsCommutable>, EVEX_V512, PS,
3193 EVEX_CD8<32, CD8VF>;
3194 defm PDZ : avx512_fp_packed<opc, OpcodeStr, OpNode, v8f64_info,
3195 IsCommutable>, EVEX_V512, PD, VEX_W,
3196 EVEX_CD8<64, CD8VF>;
3198 // Define only if AVX512VL feature is present.
3199 let Predicates = [HasVLX] in {
3200 defm PSZ128 : avx512_fp_packed<opc, OpcodeStr, OpNode, v4f32x_info,
3201 IsCommutable>, EVEX_V128, PS,
3202 EVEX_CD8<32, CD8VF>;
3203 defm PSZ256 : avx512_fp_packed<opc, OpcodeStr, OpNode, v8f32x_info,
3204 IsCommutable>, EVEX_V256, PS,
3205 EVEX_CD8<32, CD8VF>;
3206 defm PDZ128 : avx512_fp_packed<opc, OpcodeStr, OpNode, v2f64x_info,
3207 IsCommutable>, EVEX_V128, PD, VEX_W,
3208 EVEX_CD8<64, CD8VF>;
3209 defm PDZ256 : avx512_fp_packed<opc, OpcodeStr, OpNode, v4f64x_info,
3210 IsCommutable>, EVEX_V256, PD, VEX_W,
3211 EVEX_CD8<64, CD8VF>;
3215 defm VADD : avx512_fp_binop_p<0x58, "vadd", fadd, 1>;
3216 defm VMUL : avx512_fp_binop_p<0x59, "vmul", fmul, 1>;
3217 defm VMIN : avx512_fp_binop_p<0x5D, "vmin", X86fmin, 1>;
3218 defm VMAX : avx512_fp_binop_p<0x5F, "vmax", X86fmax, 1>;
3219 defm VSUB : avx512_fp_binop_p<0x5C, "vsub", fsub>;
3220 defm VDIV : avx512_fp_binop_p<0x5E, "vdiv", fdiv>;
3222 def : Pat<(v16f32 (int_x86_avx512_mask_max_ps_512 (v16f32 VR512:$src1),
3223 (v16f32 VR512:$src2), (bc_v16f32 (v16i32 immAllZerosV)),
3224 (i16 -1), FROUND_CURRENT)),
3225 (VMAXPSZrr VR512:$src1, VR512:$src2)>;
3227 def : Pat<(v8f64 (int_x86_avx512_mask_max_pd_512 (v8f64 VR512:$src1),
3228 (v8f64 VR512:$src2), (bc_v8f64 (v16i32 immAllZerosV)),
3229 (i8 -1), FROUND_CURRENT)),
3230 (VMAXPDZrr VR512:$src1, VR512:$src2)>;
3232 def : Pat<(v16f32 (int_x86_avx512_mask_min_ps_512 (v16f32 VR512:$src1),
3233 (v16f32 VR512:$src2), (bc_v16f32 (v16i32 immAllZerosV)),
3234 (i16 -1), FROUND_CURRENT)),
3235 (VMINPSZrr VR512:$src1, VR512:$src2)>;
3237 def : Pat<(v8f64 (int_x86_avx512_mask_min_pd_512 (v8f64 VR512:$src1),
3238 (v8f64 VR512:$src2), (bc_v8f64 (v16i32 immAllZerosV)),
3239 (i8 -1), FROUND_CURRENT)),
3240 (VMINPDZrr VR512:$src1, VR512:$src2)>;
3241 //===----------------------------------------------------------------------===//
3242 // AVX-512 VPTESTM instructions
3243 //===----------------------------------------------------------------------===//
3245 multiclass avx512_vptest<bits<8> opc, string OpcodeStr, RegisterClass KRC,
3246 RegisterClass RC, X86MemOperand x86memop, PatFrag memop_frag,
3247 SDNode OpNode, ValueType vt> {
3248 def rr : AVX512PI<opc, MRMSrcReg,
3249 (outs KRC:$dst), (ins RC:$src1, RC:$src2),
3250 !strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
3251 [(set KRC:$dst, (OpNode (vt RC:$src1), (vt RC:$src2)))],
3252 SSEPackedInt>, EVEX_4V;
3253 def rm : AVX512PI<opc, MRMSrcMem,
3254 (outs KRC:$dst), (ins RC:$src1, x86memop:$src2),
3255 !strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
3256 [(set KRC:$dst, (OpNode (vt RC:$src1),
3257 (bitconvert (memop_frag addr:$src2))))], SSEPackedInt>, EVEX_4V;
3260 defm VPTESTMDZ : avx512_vptest<0x27, "vptestmd", VK16, VR512, f512mem,
3261 memopv16i32, X86testm, v16i32>, T8PD, EVEX_V512,
3262 EVEX_CD8<32, CD8VF>;
3263 defm VPTESTMQZ : avx512_vptest<0x27, "vptestmq", VK8, VR512, f512mem,
3264 memopv8i64, X86testm, v8i64>, T8PD, EVEX_V512, VEX_W,
3265 EVEX_CD8<64, CD8VF>;
3267 let Predicates = [HasCDI] in {
3268 defm VPTESTNMDZ : avx512_vptest<0x27, "vptestnmd", VK16, VR512, f512mem,
3269 memopv16i32, X86testnm, v16i32>, T8XS, EVEX_V512,
3270 EVEX_CD8<32, CD8VF>;
3271 defm VPTESTNMQZ : avx512_vptest<0x27, "vptestnmq", VK8, VR512, f512mem,
3272 memopv8i64, X86testnm, v8i64>, T8XS, EVEX_V512, VEX_W,
3273 EVEX_CD8<64, CD8VF>;
3276 def : Pat <(i16 (int_x86_avx512_mask_ptestm_d_512 (v16i32 VR512:$src1),
3277 (v16i32 VR512:$src2), (i16 -1))),
3278 (COPY_TO_REGCLASS (VPTESTMDZrr VR512:$src1, VR512:$src2), GR16)>;
3280 def : Pat <(i8 (int_x86_avx512_mask_ptestm_q_512 (v8i64 VR512:$src1),
3281 (v8i64 VR512:$src2), (i8 -1))),
3282 (COPY_TO_REGCLASS (VPTESTMQZrr VR512:$src1, VR512:$src2), GR8)>;
3284 //===----------------------------------------------------------------------===//
3285 // AVX-512 Shift instructions
3286 //===----------------------------------------------------------------------===//
3287 multiclass avx512_shift_rmi<bits<8> opc, Format ImmFormR, Format ImmFormM,
3288 string OpcodeStr, SDNode OpNode, X86VectorVTInfo _> {
3289 defm ri : AVX512_maskable<opc, ImmFormR, _, (outs _.RC:$dst),
3290 (ins _.RC:$src1, i8imm:$src2), OpcodeStr,
3291 "$src2, $src1", "$src1, $src2",
3292 (_.VT (OpNode _.RC:$src1, (i8 imm:$src2))),
3293 " ", SSE_INTSHIFT_ITINS_P.rr>, AVX512BIi8Base, EVEX_4V;
3294 defm mi : AVX512_maskable<opc, ImmFormM, _, (outs _.RC:$dst),
3295 (ins _.MemOp:$src1, i8imm:$src2), OpcodeStr,
3296 "$src2, $src1", "$src1, $src2",
3297 (_.VT (OpNode (_.MemOpFrag addr:$src1), (i8 imm:$src2))),
3298 " ", SSE_INTSHIFT_ITINS_P.rm>, AVX512BIi8Base, EVEX_4V;
3301 multiclass avx512_shift_rrm<bits<8> opc, string OpcodeStr, SDNode OpNode,
3302 ValueType SrcVT, PatFrag bc_frag, X86VectorVTInfo _> {
3303 // src2 is always 128-bit
3304 defm rr : AVX512_maskable<opc, MRMSrcReg, _, (outs _.RC:$dst),
3305 (ins _.RC:$src1, VR128X:$src2), OpcodeStr,
3306 "$src2, $src1", "$src1, $src2",
3307 (_.VT (OpNode _.RC:$src1, (SrcVT VR128X:$src2))),
3308 " ", SSE_INTSHIFT_ITINS_P.rr>, AVX512BIBase, EVEX_4V;
3309 defm rm : AVX512_maskable<opc, MRMSrcMem, _, (outs _.RC:$dst),
3310 (ins _.RC:$src1, i128mem:$src2), OpcodeStr,
3311 "$src2, $src1", "$src1, $src2",
3312 (_.VT (OpNode _.RC:$src1, (bc_frag (memopv2i64 addr:$src2)))),
3313 " ", SSE_INTSHIFT_ITINS_P.rm>, AVX512BIBase, EVEX_4V;
3316 multiclass avx512_shift_sizes<bits<8> opc, string OpcodeStr, SDNode OpNode,
3317 ValueType SrcVT, PatFrag bc_frag, X86VectorVTInfo _> {
3318 defm Z : avx512_shift_rrm<opc, OpcodeStr, OpNode, SrcVT, bc_frag, _>, EVEX_V512;
3321 multiclass avx512_shift_types<bits<8> opcd, bits<8> opcq, string OpcodeStr,
3323 defm D : avx512_shift_sizes<opcd, OpcodeStr#"d", OpNode, v4i32, bc_v4i32,
3324 v16i32_info>, EVEX_CD8<32, CD8VQ>;
3325 defm Q : avx512_shift_sizes<opcq, OpcodeStr#"q", OpNode, v2i64, bc_v2i64,
3326 v8i64_info>, EVEX_CD8<64, CD8VQ>, VEX_W;
3329 defm VPSRLDZ : avx512_shift_rmi<0x72, MRM2r, MRM2m, "vpsrld", X86vsrli,
3331 EVEX_V512, EVEX_CD8<32, CD8VF>;
3332 defm VPSRLQZ : avx512_shift_rmi<0x73, MRM2r, MRM2m, "vpsrlq", X86vsrli,
3333 v8i64_info>, EVEX_V512,
3334 EVEX_CD8<64, CD8VF>, VEX_W;
3336 defm VPSLLDZ : avx512_shift_rmi<0x72, MRM6r, MRM6m, "vpslld", X86vshli,
3337 v16i32_info>, EVEX_V512,
3338 EVEX_CD8<32, CD8VF>;
3339 defm VPSLLQZ : avx512_shift_rmi<0x73, MRM6r, MRM6m, "vpsllq", X86vshli,
3340 v8i64_info>, EVEX_V512,
3341 EVEX_CD8<64, CD8VF>, VEX_W;
3343 defm VPSRADZ : avx512_shift_rmi<0x72, MRM4r, MRM4m, "vpsrad", X86vsrai,
3345 EVEX_V512, EVEX_CD8<32, CD8VF>;
3346 defm VPSRAQZ : avx512_shift_rmi<0x72, MRM4r, MRM4m, "vpsraq", X86vsrai,
3347 v8i64_info>, EVEX_V512,
3348 EVEX_CD8<64, CD8VF>, VEX_W;
3350 defm VPSLL : avx512_shift_types<0xF2, 0xF3, "vpsll", X86vshl>;
3351 defm VPSRA : avx512_shift_types<0xE2, 0xE2, "vpsra", X86vsra>;
3352 defm VPSRL : avx512_shift_types<0xD2, 0xD3, "vpsrl", X86vsrl>;
3354 //===-------------------------------------------------------------------===//
3355 // Variable Bit Shifts
3356 //===-------------------------------------------------------------------===//
3357 multiclass avx512_var_shift<bits<8> opc, string OpcodeStr, SDNode OpNode,
3358 X86VectorVTInfo _> {
3359 defm rr : AVX512_maskable<opc, MRMSrcReg, _, (outs _.RC:$dst),
3360 (ins _.RC:$src1, _.RC:$src2), OpcodeStr,
3361 "$src2, $src1", "$src1, $src2",
3362 (_.VT (OpNode _.RC:$src1, (_.VT _.RC:$src2))),
3363 " ", SSE_INTSHIFT_ITINS_P.rr>, AVX5128IBase, EVEX_4V;
3364 defm rm : AVX512_maskable<opc, MRMSrcMem, _, (outs _.RC:$dst),
3365 (ins _.RC:$src1, _.MemOp:$src2), OpcodeStr,
3366 "$src2, $src1", "$src1, $src2",
3367 (_.VT (OpNode _.RC:$src1, (_.MemOpFrag addr:$src2))),
3368 " ", SSE_INTSHIFT_ITINS_P.rm>, AVX5128IBase, EVEX_4V;
3371 multiclass avx512_var_shift_sizes<bits<8> opc, string OpcodeStr, SDNode OpNode,
3372 AVX512VLVectorVTInfo _> {
3373 defm Z : avx512_var_shift<opc, OpcodeStr, OpNode, _.info512>, EVEX_V512;
3376 multiclass avx512_var_shift_types<bits<8> opc, string OpcodeStr,
3378 defm D : avx512_var_shift_sizes<opc, OpcodeStr#"d", OpNode,
3379 avx512vl_i32_info>, EVEX_CD8<32, CD8VQ>;
3380 defm Q : avx512_var_shift_sizes<opc, OpcodeStr#"q", OpNode,
3381 avx512vl_i64_info>, EVEX_CD8<64, CD8VQ>, VEX_W;
3384 defm VPSLLV : avx512_var_shift_types<0x47, "vpsllv", shl>;
3385 defm VPSRAV : avx512_var_shift_types<0x46, "vpsrav", sra>;
3386 defm VPSRLV : avx512_var_shift_types<0x45, "vpsrlv", srl>;
3388 //===----------------------------------------------------------------------===//
3389 // AVX-512 - MOVDDUP
3390 //===----------------------------------------------------------------------===//
3392 multiclass avx512_movddup<string OpcodeStr, RegisterClass RC, ValueType VT,
3393 X86MemOperand x86memop, PatFrag memop_frag> {
3394 def rr : AVX512PDI<0x12, MRMSrcReg, (outs RC:$dst), (ins RC:$src),
3395 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
3396 [(set RC:$dst, (VT (X86Movddup RC:$src)))]>, EVEX;
3397 def rm : AVX512PDI<0x12, MRMSrcMem, (outs RC:$dst), (ins x86memop:$src),
3398 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
3400 (VT (X86Movddup (memop_frag addr:$src))))]>, EVEX;
3403 defm VMOVDDUPZ : avx512_movddup<"vmovddup", VR512, v8f64, f512mem, memopv8f64>,
3404 VEX_W, EVEX_V512, EVEX_CD8<64, CD8VF>;
3405 def : Pat<(X86Movddup (v8f64 (scalar_to_vector (loadf64 addr:$src)))),
3406 (VMOVDDUPZrm addr:$src)>;
3408 //===---------------------------------------------------------------------===//
3409 // Replicate Single FP - MOVSHDUP and MOVSLDUP
3410 //===---------------------------------------------------------------------===//
3411 multiclass avx512_replicate_sfp<bits<8> op, SDNode OpNode, string OpcodeStr,
3412 ValueType vt, RegisterClass RC, PatFrag mem_frag,
3413 X86MemOperand x86memop> {
3414 def rr : AVX512XSI<op, MRMSrcReg, (outs RC:$dst), (ins RC:$src),
3415 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
3416 [(set RC:$dst, (vt (OpNode RC:$src)))]>, EVEX;
3418 def rm : AVX512XSI<op, MRMSrcMem, (outs RC:$dst), (ins x86memop:$src),
3419 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
3420 [(set RC:$dst, (OpNode (mem_frag addr:$src)))]>, EVEX;
3423 defm VMOVSHDUPZ : avx512_replicate_sfp<0x16, X86Movshdup, "vmovshdup",
3424 v16f32, VR512, memopv16f32, f512mem>, EVEX_V512,
3425 EVEX_CD8<32, CD8VF>;
3426 defm VMOVSLDUPZ : avx512_replicate_sfp<0x12, X86Movsldup, "vmovsldup",
3427 v16f32, VR512, memopv16f32, f512mem>, EVEX_V512,
3428 EVEX_CD8<32, CD8VF>;
3430 def : Pat<(v16i32 (X86Movshdup VR512:$src)), (VMOVSHDUPZrr VR512:$src)>;
3431 def : Pat<(v16i32 (X86Movshdup (memopv16i32 addr:$src))),
3432 (VMOVSHDUPZrm addr:$src)>;
3433 def : Pat<(v16i32 (X86Movsldup VR512:$src)), (VMOVSLDUPZrr VR512:$src)>;
3434 def : Pat<(v16i32 (X86Movsldup (memopv16i32 addr:$src))),
3435 (VMOVSLDUPZrm addr:$src)>;
3437 //===----------------------------------------------------------------------===//
3438 // Move Low to High and High to Low packed FP Instructions
3439 //===----------------------------------------------------------------------===//
3440 def VMOVLHPSZrr : AVX512PSI<0x16, MRMSrcReg, (outs VR128X:$dst),
3441 (ins VR128X:$src1, VR128X:$src2),
3442 "vmovlhps\t{$src2, $src1, $dst|$dst, $src1, $src2}",
3443 [(set VR128X:$dst, (v4f32 (X86Movlhps VR128X:$src1, VR128X:$src2)))],
3444 IIC_SSE_MOV_LH>, EVEX_4V;
3445 def VMOVHLPSZrr : AVX512PSI<0x12, MRMSrcReg, (outs VR128X:$dst),
3446 (ins VR128X:$src1, VR128X:$src2),
3447 "vmovhlps\t{$src2, $src1, $dst|$dst, $src1, $src2}",
3448 [(set VR128X:$dst, (v4f32 (X86Movhlps VR128X:$src1, VR128X:$src2)))],
3449 IIC_SSE_MOV_LH>, EVEX_4V;
3451 let Predicates = [HasAVX512] in {
3453 def : Pat<(v4i32 (X86Movlhps VR128X:$src1, VR128X:$src2)),
3454 (VMOVLHPSZrr VR128X:$src1, VR128X:$src2)>;
3455 def : Pat<(v2i64 (X86Movlhps VR128X:$src1, VR128X:$src2)),
3456 (VMOVLHPSZrr (v2i64 VR128X:$src1), VR128X:$src2)>;
3459 def : Pat<(v4i32 (X86Movhlps VR128X:$src1, VR128X:$src2)),
3460 (VMOVHLPSZrr VR128X:$src1, VR128X:$src2)>;
3463 //===----------------------------------------------------------------------===//
3464 // FMA - Fused Multiply Operations
3467 let Constraints = "$src1 = $dst" in {
3468 // Omitting the parameter OpNode (= null_frag) disables ISel pattern matching.
3469 multiclass avx512_fma3p_rm<bits<8> opc, string OpcodeStr, X86VectorVTInfo _,
3470 SDPatternOperator OpNode = null_frag> {
3471 defm r: AVX512_maskable_3src<opc, MRMSrcReg, _, (outs _.RC:$dst),
3472 (ins _.RC:$src2, _.RC:$src3),
3473 OpcodeStr, "$src3, $src2", "$src2, $src3",
3474 (_.VT (OpNode _.RC:$src1, _.RC:$src2, _.RC:$src3))>,
3478 def m: AVX512FMA3<opc, MRMSrcMem, (outs _.RC:$dst),
3479 (ins _.RC:$src1, _.RC:$src2, _.MemOp:$src3),
3480 !strconcat(OpcodeStr, "\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
3481 [(set _.RC:$dst, (_.VT (OpNode _.RC:$src1, _.RC:$src2,
3482 (_.MemOpFrag addr:$src3))))]>;
3483 def mb: AVX512FMA3<opc, MRMSrcMem, (outs _.RC:$dst),
3484 (ins _.RC:$src1, _.RC:$src2, _.ScalarMemOp:$src3),
3485 !strconcat(OpcodeStr, "\t{${src3}", _.BroadcastStr,
3486 ", $src2, $dst|$dst, $src2, ${src3}", _.BroadcastStr, "}"),
3487 [(set _.RC:$dst, (OpNode _.RC:$src1, _.RC:$src2,
3488 (_.VT (X86VBroadcast (_.ScalarLdFrag addr:$src3)))))]>, EVEX_B;
3490 } // Constraints = "$src1 = $dst"
3492 multiclass avx512_fma3p_forms<bits<8> opc213, bits<8> opc231,
3493 string OpcodeStr, X86VectorVTInfo VTI,
3494 SDPatternOperator OpNode> {
3495 defm v213 : avx512_fma3p_rm<opc213, !strconcat(OpcodeStr, "213", VTI.Suffix),
3497 EVEX_V512, EVEX_CD8<VTI.EltSize, CD8VF>;
3499 defm v231 : avx512_fma3p_rm<opc231, !strconcat(OpcodeStr, "231", VTI.Suffix),
3501 EVEX_V512, EVEX_CD8<VTI.EltSize, CD8VF>;
3504 let ExeDomain = SSEPackedSingle in {
3505 defm VFMADDPSZ : avx512_fma3p_forms<0xA8, 0xB8, "vfmadd",
3506 v16f32_info, X86Fmadd>;
3507 defm VFMSUBPSZ : avx512_fma3p_forms<0xAA, 0xBA, "vfmsub",
3508 v16f32_info, X86Fmsub>;
3509 defm VFMADDSUBPSZ : avx512_fma3p_forms<0xA6, 0xB6, "vfmaddsub",
3510 v16f32_info, X86Fmaddsub>;
3511 defm VFMSUBADDPSZ : avx512_fma3p_forms<0xA7, 0xB7, "vfmsubadd",
3512 v16f32_info, X86Fmsubadd>;
3513 defm VFNMADDPSZ : avx512_fma3p_forms<0xAC, 0xBC, "vfnmadd",
3514 v16f32_info, X86Fnmadd>;
3515 defm VFNMSUBPSZ : avx512_fma3p_forms<0xAE, 0xBE, "vfnmsub",
3516 v16f32_info, X86Fnmsub>;
3518 let ExeDomain = SSEPackedDouble in {
3519 defm VFMADDPDZ : avx512_fma3p_forms<0xA8, 0xB8, "vfmadd",
3520 v8f64_info, X86Fmadd>, VEX_W;
3521 defm VFMSUBPDZ : avx512_fma3p_forms<0xAA, 0xBA, "vfmsub",
3522 v8f64_info, X86Fmsub>, VEX_W;
3523 defm VFMADDSUBPDZ : avx512_fma3p_forms<0xA6, 0xB6, "vfmaddsub",
3524 v8f64_info, X86Fmaddsub>, VEX_W;
3525 defm VFMSUBADDPDZ : avx512_fma3p_forms<0xA7, 0xB7, "vfmsubadd",
3526 v8f64_info, X86Fmsubadd>, VEX_W;
3527 defm VFNMADDPDZ : avx512_fma3p_forms<0xAC, 0xBC, "vfnmadd",
3528 v8f64_info, X86Fnmadd>, VEX_W;
3529 defm VFNMSUBPDZ : avx512_fma3p_forms<0xAE, 0xBE, "vfnmsub",
3530 v8f64_info, X86Fnmsub>, VEX_W;
3533 let Constraints = "$src1 = $dst" in {
3534 multiclass avx512_fma3p_m132<bits<8> opc, string OpcodeStr, SDNode OpNode,
3535 X86VectorVTInfo _> {
3537 def m: AVX512FMA3<opc, MRMSrcMem, (outs _.RC:$dst),
3538 (ins _.RC:$src1, _.RC:$src3, _.MemOp:$src2),
3539 !strconcat(OpcodeStr, "\t{$src2, $src3, $dst|$dst, $src3, $src2}"),
3540 [(set _.RC:$dst, (_.VT (OpNode _.RC:$src1, (_.MemOpFrag addr:$src2),
3542 def mb: AVX512FMA3<opc, MRMSrcMem, (outs _.RC:$dst),
3543 (ins _.RC:$src1, _.RC:$src3, _.ScalarMemOp:$src2),
3544 !strconcat(OpcodeStr, "\t{${src2}", _.BroadcastStr,
3545 ", $src3, $dst|$dst, $src3, ${src2}", _.BroadcastStr, "}"),
3547 (OpNode _.RC:$src1, (_.VT (X86VBroadcast
3548 (_.ScalarLdFrag addr:$src2))),
3549 _.RC:$src3))]>, EVEX_B;
3551 } // Constraints = "$src1 = $dst"
3554 let ExeDomain = SSEPackedSingle in {
3555 defm VFMADD132PSZ : avx512_fma3p_m132<0x98, "vfmadd132ps", X86Fmadd,
3557 EVEX_V512, EVEX_CD8<32, CD8VF>;
3558 defm VFMSUB132PSZ : avx512_fma3p_m132<0x9A, "vfmsub132ps", X86Fmsub,
3560 EVEX_V512, EVEX_CD8<32, CD8VF>;
3561 defm VFMADDSUB132PSZ : avx512_fma3p_m132<0x96, "vfmaddsub132ps", X86Fmaddsub,
3563 EVEX_V512, EVEX_CD8<32, CD8VF>;
3564 defm VFMSUBADD132PSZ : avx512_fma3p_m132<0x97, "vfmsubadd132ps", X86Fmsubadd,
3566 EVEX_V512, EVEX_CD8<32, CD8VF>;
3567 defm VFNMADD132PSZ : avx512_fma3p_m132<0x9C, "vfnmadd132ps", X86Fnmadd,
3569 EVEX_V512, EVEX_CD8<32, CD8VF>;
3570 defm VFNMSUB132PSZ : avx512_fma3p_m132<0x9E, "vfnmsub132ps", X86Fnmsub,
3572 EVEX_V512, EVEX_CD8<32, CD8VF>;
3574 let ExeDomain = SSEPackedDouble in {
3575 defm VFMADD132PDZ : avx512_fma3p_m132<0x98, "vfmadd132pd", X86Fmadd,
3577 EVEX_V512, VEX_W, EVEX_CD8<64, CD8VF>;
3578 defm VFMSUB132PDZ : avx512_fma3p_m132<0x9A, "vfmsub132pd", X86Fmsub,
3580 EVEX_V512, VEX_W, EVEX_CD8<64, CD8VF>;
3581 defm VFMADDSUB132PDZ : avx512_fma3p_m132<0x96, "vfmaddsub132pd", X86Fmaddsub,
3583 EVEX_V512, VEX_W, EVEX_CD8<64, CD8VF>;
3584 defm VFMSUBADD132PDZ : avx512_fma3p_m132<0x97, "vfmsubadd132pd", X86Fmsubadd,
3586 EVEX_V512, VEX_W, EVEX_CD8<64, CD8VF>;
3587 defm VFNMADD132PDZ : avx512_fma3p_m132<0x9C, "vfnmadd132pd", X86Fnmadd,
3589 EVEX_V512, VEX_W, EVEX_CD8<64, CD8VF>;
3590 defm VFNMSUB132PDZ : avx512_fma3p_m132<0x9E, "vfnmsub132pd", X86Fnmsub,
3592 EVEX_V512, VEX_W, EVEX_CD8<64, CD8VF>;
3596 let Constraints = "$src1 = $dst" in {
3597 multiclass avx512_fma3s_rm<bits<8> opc, string OpcodeStr, SDNode OpNode,
3598 RegisterClass RC, ValueType OpVT,
3599 X86MemOperand x86memop, Operand memop,
3601 let isCommutable = 1 in
3602 def r : AVX512FMA3<opc, MRMSrcReg, (outs RC:$dst),
3603 (ins RC:$src1, RC:$src2, RC:$src3),
3604 !strconcat(OpcodeStr,
3605 "\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
3607 (OpVT (OpNode RC:$src2, RC:$src1, RC:$src3)))]>;
3609 def m : AVX512FMA3<opc, MRMSrcMem, (outs RC:$dst),
3610 (ins RC:$src1, RC:$src2, f128mem:$src3),
3611 !strconcat(OpcodeStr,
3612 "\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
3614 (OpVT (OpNode RC:$src2, RC:$src1,
3615 (mem_frag addr:$src3))))]>;
3618 } // Constraints = "$src1 = $dst"
3620 defm VFMADDSSZ : avx512_fma3s_rm<0xA9, "vfmadd213ss", X86Fmadd, FR32X,
3621 f32, f32mem, ssmem, loadf32>, EVEX_CD8<32, CD8VT1>;
3622 defm VFMADDSDZ : avx512_fma3s_rm<0xA9, "vfmadd213sd", X86Fmadd, FR64X,
3623 f64, f64mem, sdmem, loadf64>, VEX_W, EVEX_CD8<64, CD8VT1>;
3624 defm VFMSUBSSZ : avx512_fma3s_rm<0xAB, "vfmsub213ss", X86Fmsub, FR32X,
3625 f32, f32mem, ssmem, loadf32>, EVEX_CD8<32, CD8VT1>;
3626 defm VFMSUBSDZ : avx512_fma3s_rm<0xAB, "vfmsub213sd", X86Fmsub, FR64X,
3627 f64, f64mem, sdmem, loadf64>, VEX_W, EVEX_CD8<64, CD8VT1>;
3628 defm VFNMADDSSZ : avx512_fma3s_rm<0xAD, "vfnmadd213ss", X86Fnmadd, FR32X,
3629 f32, f32mem, ssmem, loadf32>, EVEX_CD8<32, CD8VT1>;
3630 defm VFNMADDSDZ : avx512_fma3s_rm<0xAD, "vfnmadd213sd", X86Fnmadd, FR64X,
3631 f64, f64mem, sdmem, loadf64>, VEX_W, EVEX_CD8<64, CD8VT1>;
3632 defm VFNMSUBSSZ : avx512_fma3s_rm<0xAF, "vfnmsub213ss", X86Fnmsub, FR32X,
3633 f32, f32mem, ssmem, loadf32>, EVEX_CD8<32, CD8VT1>;
3634 defm VFNMSUBSDZ : avx512_fma3s_rm<0xAF, "vfnmsub213sd", X86Fnmsub, FR64X,
3635 f64, f64mem, sdmem, loadf64>, VEX_W, EVEX_CD8<64, CD8VT1>;
3637 //===----------------------------------------------------------------------===//
3638 // AVX-512 Scalar convert from sign integer to float/double
3639 //===----------------------------------------------------------------------===//
3641 multiclass avx512_vcvtsi<bits<8> opc, RegisterClass SrcRC, RegisterClass DstRC,
3642 X86MemOperand x86memop, string asm> {
3643 let hasSideEffects = 0 in {
3644 def rr : SI<opc, MRMSrcReg, (outs DstRC:$dst), (ins DstRC:$src1, SrcRC:$src),
3645 !strconcat(asm,"\t{$src, $src1, $dst|$dst, $src1, $src}"), []>,
3648 def rm : SI<opc, MRMSrcMem, (outs DstRC:$dst),
3649 (ins DstRC:$src1, x86memop:$src),
3650 !strconcat(asm,"\t{$src, $src1, $dst|$dst, $src1, $src}"), []>,
3652 } // hasSideEffects = 0
3654 let Predicates = [HasAVX512] in {
3655 defm VCVTSI2SSZ : avx512_vcvtsi<0x2A, GR32, FR32X, i32mem, "cvtsi2ss{l}">,
3656 XS, VEX_LIG, EVEX_CD8<32, CD8VT1>;
3657 defm VCVTSI642SSZ : avx512_vcvtsi<0x2A, GR64, FR32X, i64mem, "cvtsi2ss{q}">,
3658 XS, VEX_W, VEX_LIG, EVEX_CD8<64, CD8VT1>;
3659 defm VCVTSI2SDZ : avx512_vcvtsi<0x2A, GR32, FR64X, i32mem, "cvtsi2sd{l}">,
3660 XD, VEX_LIG, EVEX_CD8<32, CD8VT1>;
3661 defm VCVTSI642SDZ : avx512_vcvtsi<0x2A, GR64, FR64X, i64mem, "cvtsi2sd{q}">,
3662 XD, VEX_W, VEX_LIG, EVEX_CD8<64, CD8VT1>;
3664 def : Pat<(f32 (sint_to_fp (loadi32 addr:$src))),
3665 (VCVTSI2SSZrm (f32 (IMPLICIT_DEF)), addr:$src)>;
3666 def : Pat<(f32 (sint_to_fp (loadi64 addr:$src))),
3667 (VCVTSI642SSZrm (f32 (IMPLICIT_DEF)), addr:$src)>;
3668 def : Pat<(f64 (sint_to_fp (loadi32 addr:$src))),
3669 (VCVTSI2SDZrm (f64 (IMPLICIT_DEF)), addr:$src)>;
3670 def : Pat<(f64 (sint_to_fp (loadi64 addr:$src))),
3671 (VCVTSI642SDZrm (f64 (IMPLICIT_DEF)), addr:$src)>;
3673 def : Pat<(f32 (sint_to_fp GR32:$src)),
3674 (VCVTSI2SSZrr (f32 (IMPLICIT_DEF)), GR32:$src)>;
3675 def : Pat<(f32 (sint_to_fp GR64:$src)),
3676 (VCVTSI642SSZrr (f32 (IMPLICIT_DEF)), GR64:$src)>;
3677 def : Pat<(f64 (sint_to_fp GR32:$src)),
3678 (VCVTSI2SDZrr (f64 (IMPLICIT_DEF)), GR32:$src)>;
3679 def : Pat<(f64 (sint_to_fp GR64:$src)),
3680 (VCVTSI642SDZrr (f64 (IMPLICIT_DEF)), GR64:$src)>;
3682 defm VCVTUSI2SSZ : avx512_vcvtsi<0x7B, GR32, FR32X, i32mem, "cvtusi2ss{l}">,
3683 XS, VEX_LIG, EVEX_CD8<32, CD8VT1>;
3684 defm VCVTUSI642SSZ : avx512_vcvtsi<0x7B, GR64, FR32X, i64mem, "cvtusi2ss{q}">,
3685 XS, VEX_W, VEX_LIG, EVEX_CD8<64, CD8VT1>;
3686 defm VCVTUSI2SDZ : avx512_vcvtsi<0x7B, GR32, FR64X, i32mem, "cvtusi2sd{l}">,
3687 XD, VEX_LIG, EVEX_CD8<32, CD8VT1>;
3688 defm VCVTUSI642SDZ : avx512_vcvtsi<0x7B, GR64, FR64X, i64mem, "cvtusi2sd{q}">,
3689 XD, VEX_W, VEX_LIG, EVEX_CD8<64, CD8VT1>;
3691 def : Pat<(f32 (uint_to_fp (loadi32 addr:$src))),
3692 (VCVTUSI2SSZrm (f32 (IMPLICIT_DEF)), addr:$src)>;
3693 def : Pat<(f32 (uint_to_fp (loadi64 addr:$src))),
3694 (VCVTUSI642SSZrm (f32 (IMPLICIT_DEF)), addr:$src)>;
3695 def : Pat<(f64 (uint_to_fp (loadi32 addr:$src))),
3696 (VCVTUSI2SDZrm (f64 (IMPLICIT_DEF)), addr:$src)>;
3697 def : Pat<(f64 (uint_to_fp (loadi64 addr:$src))),
3698 (VCVTUSI642SDZrm (f64 (IMPLICIT_DEF)), addr:$src)>;
3700 def : Pat<(f32 (uint_to_fp GR32:$src)),
3701 (VCVTUSI2SSZrr (f32 (IMPLICIT_DEF)), GR32:$src)>;
3702 def : Pat<(f32 (uint_to_fp GR64:$src)),
3703 (VCVTUSI642SSZrr (f32 (IMPLICIT_DEF)), GR64:$src)>;
3704 def : Pat<(f64 (uint_to_fp GR32:$src)),
3705 (VCVTUSI2SDZrr (f64 (IMPLICIT_DEF)), GR32:$src)>;
3706 def : Pat<(f64 (uint_to_fp GR64:$src)),
3707 (VCVTUSI642SDZrr (f64 (IMPLICIT_DEF)), GR64:$src)>;
3710 //===----------------------------------------------------------------------===//
3711 // AVX-512 Scalar convert from float/double to integer
3712 //===----------------------------------------------------------------------===//
3713 multiclass avx512_cvt_s_int<bits<8> opc, RegisterClass SrcRC, RegisterClass DstRC,
3714 Intrinsic Int, Operand memop, ComplexPattern mem_cpat,
3716 let hasSideEffects = 0 in {
3717 def rr : SI<opc, MRMSrcReg, (outs DstRC:$dst), (ins SrcRC:$src),
3718 !strconcat(asm,"\t{$src, $dst|$dst, $src}"),
3719 [(set DstRC:$dst, (Int SrcRC:$src))]>, EVEX, VEX_LIG,
3720 Requires<[HasAVX512]>;
3722 def rm : SI<opc, MRMSrcMem, (outs DstRC:$dst), (ins memop:$src),
3723 !strconcat(asm,"\t{$src, $dst|$dst, $src}"), []>, EVEX, VEX_LIG,
3724 Requires<[HasAVX512]>;
3725 } // hasSideEffects = 0
3727 let Predicates = [HasAVX512] in {
3728 // Convert float/double to signed/unsigned int 32/64
3729 defm VCVTSS2SIZ: avx512_cvt_s_int<0x2D, VR128X, GR32, int_x86_sse_cvtss2si,
3730 ssmem, sse_load_f32, "cvtss2si">,
3731 XS, EVEX_CD8<32, CD8VT1>;
3732 defm VCVTSS2SI64Z: avx512_cvt_s_int<0x2D, VR128X, GR64, int_x86_sse_cvtss2si64,
3733 ssmem, sse_load_f32, "cvtss2si">,
3734 XS, VEX_W, EVEX_CD8<32, CD8VT1>;
3735 defm VCVTSS2USIZ: avx512_cvt_s_int<0x79, VR128X, GR32, int_x86_avx512_cvtss2usi,
3736 ssmem, sse_load_f32, "cvtss2usi">,
3737 XS, EVEX_CD8<32, CD8VT1>;
3738 defm VCVTSS2USI64Z: avx512_cvt_s_int<0x79, VR128X, GR64,
3739 int_x86_avx512_cvtss2usi64, ssmem,
3740 sse_load_f32, "cvtss2usi">, XS, VEX_W,
3741 EVEX_CD8<32, CD8VT1>;
3742 defm VCVTSD2SIZ: avx512_cvt_s_int<0x2D, VR128X, GR32, int_x86_sse2_cvtsd2si,
3743 sdmem, sse_load_f64, "cvtsd2si">,
3744 XD, EVEX_CD8<64, CD8VT1>;
3745 defm VCVTSD2SI64Z: avx512_cvt_s_int<0x2D, VR128X, GR64, int_x86_sse2_cvtsd2si64,
3746 sdmem, sse_load_f64, "cvtsd2si">,
3747 XD, VEX_W, EVEX_CD8<64, CD8VT1>;
3748 defm VCVTSD2USIZ: avx512_cvt_s_int<0x79, VR128X, GR32, int_x86_avx512_cvtsd2usi,
3749 sdmem, sse_load_f64, "cvtsd2usi">,
3750 XD, EVEX_CD8<64, CD8VT1>;
3751 defm VCVTSD2USI64Z: avx512_cvt_s_int<0x79, VR128X, GR64,
3752 int_x86_avx512_cvtsd2usi64, sdmem,
3753 sse_load_f64, "cvtsd2usi">, XD, VEX_W,
3754 EVEX_CD8<64, CD8VT1>;
3756 let isCodeGenOnly = 1 in {
3757 defm Int_VCVTSI2SSZ : sse12_cvt_sint_3addr<0x2A, GR32, VR128X,
3758 int_x86_sse_cvtsi2ss, i32mem, loadi32, "cvtsi2ss{l}",
3759 SSE_CVT_Scalar, 0>, XS, EVEX_4V;
3760 defm Int_VCVTSI2SS64Z : sse12_cvt_sint_3addr<0x2A, GR64, VR128X,
3761 int_x86_sse_cvtsi642ss, i64mem, loadi64, "cvtsi2ss{q}",
3762 SSE_CVT_Scalar, 0>, XS, EVEX_4V, VEX_W;
3763 defm Int_VCVTSI2SDZ : sse12_cvt_sint_3addr<0x2A, GR32, VR128X,
3764 int_x86_sse2_cvtsi2sd, i32mem, loadi32, "cvtsi2sd{l}",
3765 SSE_CVT_Scalar, 0>, XD, EVEX_4V;
3766 defm Int_VCVTSI2SD64Z : sse12_cvt_sint_3addr<0x2A, GR64, VR128X,
3767 int_x86_sse2_cvtsi642sd, i64mem, loadi64, "cvtsi2sd{q}",
3768 SSE_CVT_Scalar, 0>, XD, EVEX_4V, VEX_W;
3770 defm Int_VCVTUSI2SSZ : sse12_cvt_sint_3addr<0x2A, GR32, VR128X,
3771 int_x86_avx512_cvtusi2ss, i32mem, loadi32, "cvtusi2ss{l}",
3772 SSE_CVT_Scalar, 0>, XS, EVEX_4V;
3773 defm Int_VCVTUSI2SS64Z : sse12_cvt_sint_3addr<0x2A, GR64, VR128X,
3774 int_x86_avx512_cvtusi642ss, i64mem, loadi64, "cvtusi2ss{q}",
3775 SSE_CVT_Scalar, 0>, XS, EVEX_4V, VEX_W;
3776 defm Int_VCVTUSI2SDZ : sse12_cvt_sint_3addr<0x2A, GR32, VR128X,
3777 int_x86_avx512_cvtusi2sd, i32mem, loadi32, "cvtusi2sd{l}",
3778 SSE_CVT_Scalar, 0>, XD, EVEX_4V;
3779 defm Int_VCVTUSI2SD64Z : sse12_cvt_sint_3addr<0x2A, GR64, VR128X,
3780 int_x86_avx512_cvtusi642sd, i64mem, loadi64, "cvtusi2sd{q}",
3781 SSE_CVT_Scalar, 0>, XD, EVEX_4V, VEX_W;
3782 } // isCodeGenOnly = 1
3784 // Convert float/double to signed/unsigned int 32/64 with truncation
3785 let isCodeGenOnly = 1 in {
3786 defm Int_VCVTTSS2SIZ : avx512_cvt_s_int<0x2C, VR128X, GR32, int_x86_sse_cvttss2si,
3787 ssmem, sse_load_f32, "cvttss2si">,
3788 XS, EVEX_CD8<32, CD8VT1>;
3789 defm Int_VCVTTSS2SI64Z : avx512_cvt_s_int<0x2C, VR128X, GR64,
3790 int_x86_sse_cvttss2si64, ssmem, sse_load_f32,
3791 "cvttss2si">, XS, VEX_W,
3792 EVEX_CD8<32, CD8VT1>;
3793 defm Int_VCVTTSD2SIZ : avx512_cvt_s_int<0x2C, VR128X, GR32, int_x86_sse2_cvttsd2si,
3794 sdmem, sse_load_f64, "cvttsd2si">, XD,
3795 EVEX_CD8<64, CD8VT1>;
3796 defm Int_VCVTTSD2SI64Z : avx512_cvt_s_int<0x2C, VR128X, GR64,
3797 int_x86_sse2_cvttsd2si64, sdmem, sse_load_f64,
3798 "cvttsd2si">, XD, VEX_W,
3799 EVEX_CD8<64, CD8VT1>;
3800 defm Int_VCVTTSS2USIZ : avx512_cvt_s_int<0x78, VR128X, GR32,
3801 int_x86_avx512_cvttss2usi, ssmem, sse_load_f32,
3802 "cvttss2usi">, XS, EVEX_CD8<32, CD8VT1>;
3803 defm Int_VCVTTSS2USI64Z : avx512_cvt_s_int<0x78, VR128X, GR64,
3804 int_x86_avx512_cvttss2usi64, ssmem,
3805 sse_load_f32, "cvttss2usi">, XS, VEX_W,
3806 EVEX_CD8<32, CD8VT1>;
3807 defm Int_VCVTTSD2USIZ : avx512_cvt_s_int<0x78, VR128X, GR32,
3808 int_x86_avx512_cvttsd2usi,
3809 sdmem, sse_load_f64, "cvttsd2usi">, XD,
3810 EVEX_CD8<64, CD8VT1>;
3811 defm Int_VCVTTSD2USI64Z : avx512_cvt_s_int<0x78, VR128X, GR64,
3812 int_x86_avx512_cvttsd2usi64, sdmem,
3813 sse_load_f64, "cvttsd2usi">, XD, VEX_W,
3814 EVEX_CD8<64, CD8VT1>;
3815 } // isCodeGenOnly = 1
3817 multiclass avx512_cvt_s<bits<8> opc, RegisterClass SrcRC, RegisterClass DstRC,
3818 SDNode OpNode, X86MemOperand x86memop, PatFrag ld_frag,
3820 def rr : SI<opc, MRMSrcReg, (outs DstRC:$dst), (ins SrcRC:$src),
3821 !strconcat(asm,"\t{$src, $dst|$dst, $src}"),
3822 [(set DstRC:$dst, (OpNode SrcRC:$src))]>, EVEX;
3823 def rm : SI<opc, MRMSrcMem, (outs DstRC:$dst), (ins x86memop:$src),
3824 !strconcat(asm,"\t{$src, $dst|$dst, $src}"),
3825 [(set DstRC:$dst, (OpNode (ld_frag addr:$src)))]>, EVEX;
3828 defm VCVTTSS2SIZ : avx512_cvt_s<0x2C, FR32X, GR32, fp_to_sint, f32mem,
3829 loadf32, "cvttss2si">, XS,
3830 EVEX_CD8<32, CD8VT1>;
3831 defm VCVTTSS2USIZ : avx512_cvt_s<0x78, FR32X, GR32, fp_to_uint, f32mem,
3832 loadf32, "cvttss2usi">, XS,
3833 EVEX_CD8<32, CD8VT1>;
3834 defm VCVTTSS2SI64Z : avx512_cvt_s<0x2C, FR32X, GR64, fp_to_sint, f32mem,
3835 loadf32, "cvttss2si">, XS, VEX_W,
3836 EVEX_CD8<32, CD8VT1>;
3837 defm VCVTTSS2USI64Z : avx512_cvt_s<0x78, FR32X, GR64, fp_to_uint, f32mem,
3838 loadf32, "cvttss2usi">, XS, VEX_W,
3839 EVEX_CD8<32, CD8VT1>;
3840 defm VCVTTSD2SIZ : avx512_cvt_s<0x2C, FR64X, GR32, fp_to_sint, f64mem,
3841 loadf64, "cvttsd2si">, XD,
3842 EVEX_CD8<64, CD8VT1>;
3843 defm VCVTTSD2USIZ : avx512_cvt_s<0x78, FR64X, GR32, fp_to_uint, f64mem,
3844 loadf64, "cvttsd2usi">, XD,
3845 EVEX_CD8<64, CD8VT1>;
3846 defm VCVTTSD2SI64Z : avx512_cvt_s<0x2C, FR64X, GR64, fp_to_sint, f64mem,
3847 loadf64, "cvttsd2si">, XD, VEX_W,
3848 EVEX_CD8<64, CD8VT1>;
3849 defm VCVTTSD2USI64Z : avx512_cvt_s<0x78, FR64X, GR64, fp_to_uint, f64mem,
3850 loadf64, "cvttsd2usi">, XD, VEX_W,
3851 EVEX_CD8<64, CD8VT1>;
3853 //===----------------------------------------------------------------------===//
3854 // AVX-512 Convert form float to double and back
3855 //===----------------------------------------------------------------------===//
3856 let hasSideEffects = 0 in {
3857 def VCVTSS2SDZrr : AVX512XSI<0x5A, MRMSrcReg, (outs FR64X:$dst),
3858 (ins FR32X:$src1, FR32X:$src2),
3859 "vcvtss2sd\t{$src2, $src1, $dst|$dst, $src1, $src2}",
3860 []>, EVEX_4V, VEX_LIG, Sched<[WriteCvtF2F]>;
3862 def VCVTSS2SDZrm : AVX512XSI<0x5A, MRMSrcMem, (outs FR64X:$dst),
3863 (ins FR32X:$src1, f32mem:$src2),
3864 "vcvtss2sd\t{$src2, $src1, $dst|$dst, $src1, $src2}",
3865 []>, EVEX_4V, VEX_LIG, Sched<[WriteCvtF2FLd, ReadAfterLd]>,
3866 EVEX_CD8<32, CD8VT1>;
3868 // Convert scalar double to scalar single
3869 def VCVTSD2SSZrr : AVX512XDI<0x5A, MRMSrcReg, (outs FR32X:$dst),
3870 (ins FR64X:$src1, FR64X:$src2),
3871 "vcvtsd2ss\t{$src2, $src1, $dst|$dst, $src1, $src2}",
3872 []>, EVEX_4V, VEX_LIG, VEX_W, Sched<[WriteCvtF2F]>;
3874 def VCVTSD2SSZrm : AVX512XDI<0x5A, MRMSrcMem, (outs FR32X:$dst),
3875 (ins FR64X:$src1, f64mem:$src2),
3876 "vcvtsd2ss\t{$src2, $src1, $dst|$dst, $src1, $src2}",
3877 []>, EVEX_4V, VEX_LIG, VEX_W,
3878 Sched<[WriteCvtF2FLd, ReadAfterLd]>, EVEX_CD8<64, CD8VT1>;
3881 def : Pat<(f64 (fextend FR32X:$src)), (VCVTSS2SDZrr FR32X:$src, FR32X:$src)>,
3882 Requires<[HasAVX512]>;
3883 def : Pat<(fextend (loadf32 addr:$src)),
3884 (VCVTSS2SDZrm (f32 (IMPLICIT_DEF)), addr:$src)>, Requires<[HasAVX512]>;
3886 def : Pat<(extloadf32 addr:$src),
3887 (VCVTSS2SDZrm (f32 (IMPLICIT_DEF)), addr:$src)>,
3888 Requires<[HasAVX512, OptForSize]>;
3890 def : Pat<(extloadf32 addr:$src),
3891 (VCVTSS2SDZrr (f32 (IMPLICIT_DEF)), (VMOVSSZrm addr:$src))>,
3892 Requires<[HasAVX512, OptForSpeed]>;
3894 def : Pat<(f32 (fround FR64X:$src)), (VCVTSD2SSZrr FR64X:$src, FR64X:$src)>,
3895 Requires<[HasAVX512]>;
3897 multiclass avx512_vcvt_fp_with_rc<bits<8> opc, string asm, RegisterClass SrcRC,
3898 RegisterClass DstRC, SDNode OpNode, PatFrag mem_frag,
3899 X86MemOperand x86memop, ValueType OpVT, ValueType InVT,
3901 let hasSideEffects = 0 in {
3902 def rr : AVX512PI<opc, MRMSrcReg, (outs DstRC:$dst), (ins SrcRC:$src),
3903 !strconcat(asm,"\t{$src, $dst|$dst, $src}"),
3905 (OpVT (OpNode (InVT SrcRC:$src))))], d>, EVEX;
3906 def rrb : AVX512PI<opc, MRMSrcReg, (outs DstRC:$dst), (ins SrcRC:$src, AVX512RC:$rc),
3907 !strconcat(asm,"\t{$rc, $src, $dst|$dst, $src, $rc}"),
3908 [], d>, EVEX, EVEX_B, EVEX_RC;
3910 def rm : AVX512PI<opc, MRMSrcMem, (outs DstRC:$dst), (ins x86memop:$src),
3911 !strconcat(asm,"\t{$src, $dst|$dst, $src}"),
3913 (OpVT (OpNode (InVT (bitconvert (mem_frag addr:$src))))))], d>, EVEX;
3914 } // hasSideEffects = 0
3917 multiclass avx512_vcvt_fp<bits<8> opc, string asm, RegisterClass SrcRC,
3918 RegisterClass DstRC, SDNode OpNode, PatFrag mem_frag,
3919 X86MemOperand x86memop, ValueType OpVT, ValueType InVT,
3921 let hasSideEffects = 0 in {
3922 def rr : AVX512PI<opc, MRMSrcReg, (outs DstRC:$dst), (ins SrcRC:$src),
3923 !strconcat(asm,"\t{$src, $dst|$dst, $src}"),
3925 (OpVT (OpNode (InVT SrcRC:$src))))], d>, EVEX;
3927 def rm : AVX512PI<opc, MRMSrcMem, (outs DstRC:$dst), (ins x86memop:$src),
3928 !strconcat(asm,"\t{$src, $dst|$dst, $src}"),
3930 (OpVT (OpNode (InVT (bitconvert (mem_frag addr:$src))))))], d>, EVEX;
3931 } // hasSideEffects = 0
3934 defm VCVTPD2PSZ : avx512_vcvt_fp_with_rc<0x5A, "vcvtpd2ps", VR512, VR256X, fround,
3935 memopv8f64, f512mem, v8f32, v8f64,
3936 SSEPackedSingle>, EVEX_V512, VEX_W, PD,
3937 EVEX_CD8<64, CD8VF>;
3939 defm VCVTPS2PDZ : avx512_vcvt_fp<0x5A, "vcvtps2pd", VR256X, VR512, fextend,
3940 memopv4f64, f256mem, v8f64, v8f32,
3941 SSEPackedDouble>, EVEX_V512, PS,
3942 EVEX_CD8<32, CD8VH>;
3943 def : Pat<(v8f64 (extloadv8f32 addr:$src)),
3944 (VCVTPS2PDZrm addr:$src)>;
3946 def : Pat<(v8f32 (int_x86_avx512_mask_cvtpd2ps_512 (v8f64 VR512:$src),
3947 (bc_v8f32(v8i32 immAllZerosV)), (i8 -1), (i32 FROUND_CURRENT))),
3948 (VCVTPD2PSZrr VR512:$src)>;
3950 def : Pat<(v8f32 (int_x86_avx512_mask_cvtpd2ps_512 (v8f64 VR512:$src),
3951 (bc_v8f32(v8i32 immAllZerosV)), (i8 -1), imm:$rc)),
3952 (VCVTPD2PSZrrb VR512:$src, imm:$rc)>;
3954 //===----------------------------------------------------------------------===//
3955 // AVX-512 Vector convert from sign integer to float/double
3956 //===----------------------------------------------------------------------===//
3958 defm VCVTDQ2PSZ : avx512_vcvt_fp_with_rc<0x5B, "vcvtdq2ps", VR512, VR512, sint_to_fp,
3959 memopv8i64, i512mem, v16f32, v16i32,
3960 SSEPackedSingle>, EVEX_V512, PS,
3961 EVEX_CD8<32, CD8VF>;
3963 defm VCVTDQ2PDZ : avx512_vcvt_fp<0xE6, "vcvtdq2pd", VR256X, VR512, sint_to_fp,
3964 memopv4i64, i256mem, v8f64, v8i32,
3965 SSEPackedDouble>, EVEX_V512, XS,
3966 EVEX_CD8<32, CD8VH>;
3968 defm VCVTTPS2DQZ : avx512_vcvt_fp<0x5B, "vcvttps2dq", VR512, VR512, fp_to_sint,
3969 memopv16f32, f512mem, v16i32, v16f32,
3970 SSEPackedSingle>, EVEX_V512, XS,
3971 EVEX_CD8<32, CD8VF>;
3973 defm VCVTTPD2DQZ : avx512_vcvt_fp<0xE6, "vcvttpd2dq", VR512, VR256X, fp_to_sint,
3974 memopv8f64, f512mem, v8i32, v8f64,
3975 SSEPackedDouble>, EVEX_V512, PD, VEX_W,
3976 EVEX_CD8<64, CD8VF>;
3978 defm VCVTTPS2UDQZ : avx512_vcvt_fp<0x78, "vcvttps2udq", VR512, VR512, fp_to_uint,
3979 memopv16f32, f512mem, v16i32, v16f32,
3980 SSEPackedSingle>, EVEX_V512, PS,
3981 EVEX_CD8<32, CD8VF>;
3983 // cvttps2udq (src, 0, mask-all-ones, sae-current)
3984 def : Pat<(v16i32 (int_x86_avx512_mask_cvttps2udq_512 (v16f32 VR512:$src),
3985 (v16i32 immAllZerosV), (i16 -1), FROUND_CURRENT)),
3986 (VCVTTPS2UDQZrr VR512:$src)>;
3988 defm VCVTTPD2UDQZ : avx512_vcvt_fp<0x78, "vcvttpd2udq", VR512, VR256X, fp_to_uint,
3989 memopv8f64, f512mem, v8i32, v8f64,
3990 SSEPackedDouble>, EVEX_V512, PS, VEX_W,
3991 EVEX_CD8<64, CD8VF>;
3993 // cvttpd2udq (src, 0, mask-all-ones, sae-current)
3994 def : Pat<(v8i32 (int_x86_avx512_mask_cvttpd2udq_512 (v8f64 VR512:$src),
3995 (v8i32 immAllZerosV), (i8 -1), FROUND_CURRENT)),
3996 (VCVTTPD2UDQZrr VR512:$src)>;
3998 defm VCVTUDQ2PDZ : avx512_vcvt_fp<0x7A, "vcvtudq2pd", VR256X, VR512, uint_to_fp,
3999 memopv4i64, f256mem, v8f64, v8i32,
4000 SSEPackedDouble>, EVEX_V512, XS,
4001 EVEX_CD8<32, CD8VH>;
4003 defm VCVTUDQ2PSZ : avx512_vcvt_fp_with_rc<0x7A, "vcvtudq2ps", VR512, VR512, uint_to_fp,
4004 memopv16i32, f512mem, v16f32, v16i32,
4005 SSEPackedSingle>, EVEX_V512, XD,
4006 EVEX_CD8<32, CD8VF>;
4008 def : Pat<(v8i32 (fp_to_uint (v8f32 VR256X:$src1))),
4009 (EXTRACT_SUBREG (v16i32 (VCVTTPS2UDQZrr
4010 (v16f32 (SUBREG_TO_REG (i32 0), VR256X:$src1, sub_ymm)))), sub_ymm)>;
4012 def : Pat<(v4i32 (fp_to_uint (v4f32 VR128X:$src1))),
4013 (EXTRACT_SUBREG (v16i32 (VCVTTPS2UDQZrr
4014 (v16f32 (SUBREG_TO_REG (i32 0), VR128X:$src1, sub_xmm)))), sub_xmm)>;
4016 def : Pat<(v8f32 (uint_to_fp (v8i32 VR256X:$src1))),
4017 (EXTRACT_SUBREG (v16f32 (VCVTUDQ2PSZrr
4018 (v16i32 (SUBREG_TO_REG (i32 0), VR256X:$src1, sub_ymm)))), sub_ymm)>;
4020 def : Pat<(v4f32 (uint_to_fp (v4i32 VR128X:$src1))),
4021 (EXTRACT_SUBREG (v16f32 (VCVTUDQ2PSZrr
4022 (v16i32 (SUBREG_TO_REG (i32 0), VR128X:$src1, sub_xmm)))), sub_xmm)>;
4024 def : Pat<(v4f64 (uint_to_fp (v4i32 VR128X:$src1))),
4025 (EXTRACT_SUBREG (v8f64 (VCVTUDQ2PDZrr
4026 (v8i32 (SUBREG_TO_REG (i32 0), VR128X:$src1, sub_xmm)))), sub_ymm)>;
4028 def : Pat<(v16f32 (int_x86_avx512_mask_cvtdq2ps_512 (v16i32 VR512:$src),
4029 (bc_v16f32 (v16i32 immAllZerosV)), (i16 -1), imm:$rc)),
4030 (VCVTDQ2PSZrrb VR512:$src, imm:$rc)>;
4031 def : Pat<(v8f64 (int_x86_avx512_mask_cvtdq2pd_512 (v8i32 VR256X:$src),
4032 (bc_v8f64 (v16i32 immAllZerosV)), (i8 -1))),
4033 (VCVTDQ2PDZrr VR256X:$src)>;
4034 def : Pat<(v16f32 (int_x86_avx512_mask_cvtudq2ps_512 (v16i32 VR512:$src),
4035 (bc_v16f32 (v16i32 immAllZerosV)), (i16 -1), imm:$rc)),
4036 (VCVTUDQ2PSZrrb VR512:$src, imm:$rc)>;
4037 def : Pat<(v8f64 (int_x86_avx512_mask_cvtudq2pd_512 (v8i32 VR256X:$src),
4038 (bc_v8f64 (v16i32 immAllZerosV)), (i8 -1))),
4039 (VCVTUDQ2PDZrr VR256X:$src)>;
4041 multiclass avx512_vcvt_fp2int<bits<8> opc, string asm, RegisterClass SrcRC,
4042 RegisterClass DstRC, PatFrag mem_frag,
4043 X86MemOperand x86memop, Domain d> {
4044 let hasSideEffects = 0 in {
4045 def rr : AVX512PI<opc, MRMSrcReg, (outs DstRC:$dst), (ins SrcRC:$src),
4046 !strconcat(asm,"\t{$src, $dst|$dst, $src}"),
4048 def rrb : AVX512PI<opc, MRMSrcReg, (outs DstRC:$dst), (ins SrcRC:$src, AVX512RC:$rc),
4049 !strconcat(asm,"\t{$rc, $src, $dst|$dst, $src, $rc}"),
4050 [], d>, EVEX, EVEX_B, EVEX_RC;
4052 def rm : AVX512PI<opc, MRMSrcMem, (outs DstRC:$dst), (ins x86memop:$src),
4053 !strconcat(asm,"\t{$src, $dst|$dst, $src}"),
4055 } // hasSideEffects = 0
4058 defm VCVTPS2DQZ : avx512_vcvt_fp2int<0x5B, "vcvtps2dq", VR512, VR512,
4059 memopv16f32, f512mem, SSEPackedSingle>, PD,
4060 EVEX_V512, EVEX_CD8<32, CD8VF>;
4061 defm VCVTPD2DQZ : avx512_vcvt_fp2int<0xE6, "vcvtpd2dq", VR512, VR256X,
4062 memopv8f64, f512mem, SSEPackedDouble>, XD, VEX_W,
4063 EVEX_V512, EVEX_CD8<64, CD8VF>;
4065 def : Pat <(v16i32 (int_x86_avx512_mask_cvtps2dq_512 (v16f32 VR512:$src),
4066 (v16i32 immAllZerosV), (i16 -1), imm:$rc)),
4067 (VCVTPS2DQZrrb VR512:$src, imm:$rc)>;
4069 def : Pat <(v8i32 (int_x86_avx512_mask_cvtpd2dq_512 (v8f64 VR512:$src),
4070 (v8i32 immAllZerosV), (i8 -1), imm:$rc)),
4071 (VCVTPD2DQZrrb VR512:$src, imm:$rc)>;
4073 defm VCVTPS2UDQZ : avx512_vcvt_fp2int<0x79, "vcvtps2udq", VR512, VR512,
4074 memopv16f32, f512mem, SSEPackedSingle>,
4075 PS, EVEX_V512, EVEX_CD8<32, CD8VF>;
4076 defm VCVTPD2UDQZ : avx512_vcvt_fp2int<0x79, "vcvtpd2udq", VR512, VR256X,
4077 memopv8f64, f512mem, SSEPackedDouble>, VEX_W,
4078 PS, EVEX_V512, EVEX_CD8<64, CD8VF>;
4080 def : Pat <(v16i32 (int_x86_avx512_mask_cvtps2udq_512 (v16f32 VR512:$src),
4081 (v16i32 immAllZerosV), (i16 -1), imm:$rc)),
4082 (VCVTPS2UDQZrrb VR512:$src, imm:$rc)>;
4084 def : Pat <(v8i32 (int_x86_avx512_mask_cvtpd2udq_512 (v8f64 VR512:$src),
4085 (v8i32 immAllZerosV), (i8 -1), imm:$rc)),
4086 (VCVTPD2UDQZrrb VR512:$src, imm:$rc)>;
4088 let Predicates = [HasAVX512] in {
4089 def : Pat<(v8f32 (fround (loadv8f64 addr:$src))),
4090 (VCVTPD2PSZrm addr:$src)>;
4091 def : Pat<(v8f64 (extloadv8f32 addr:$src)),
4092 (VCVTPS2PDZrm addr:$src)>;
4095 //===----------------------------------------------------------------------===//
4096 // Half precision conversion instructions
4097 //===----------------------------------------------------------------------===//
4098 multiclass avx512_cvtph2ps<RegisterClass destRC, RegisterClass srcRC,
4099 X86MemOperand x86memop> {
4100 def rr : AVX5128I<0x13, MRMSrcReg, (outs destRC:$dst), (ins srcRC:$src),
4101 "vcvtph2ps\t{$src, $dst|$dst, $src}",
4103 let hasSideEffects = 0, mayLoad = 1 in
4104 def rm : AVX5128I<0x13, MRMSrcMem, (outs destRC:$dst), (ins x86memop:$src),
4105 "vcvtph2ps\t{$src, $dst|$dst, $src}", []>, EVEX;
4108 multiclass avx512_cvtps2ph<RegisterClass destRC, RegisterClass srcRC,
4109 X86MemOperand x86memop> {
4110 def rr : AVX512AIi8<0x1D, MRMDestReg, (outs destRC:$dst),
4111 (ins srcRC:$src1, i32i8imm:$src2),
4112 "vcvtps2ph\t{$src2, $src1, $dst|$dst, $src1, $src2}",
4114 let hasSideEffects = 0, mayStore = 1 in
4115 def mr : AVX512AIi8<0x1D, MRMDestMem, (outs),
4116 (ins x86memop:$dst, srcRC:$src1, i32i8imm:$src2),
4117 "vcvtps2ph\t{$src2, $src1, $dst|$dst, $src1, $src2}", []>, EVEX;
4120 defm VCVTPH2PSZ : avx512_cvtph2ps<VR512, VR256X, f256mem>, EVEX_V512,
4121 EVEX_CD8<32, CD8VH>;
4122 defm VCVTPS2PHZ : avx512_cvtps2ph<VR256X, VR512, f256mem>, EVEX_V512,
4123 EVEX_CD8<32, CD8VH>;
4125 def : Pat<(v16i16 (int_x86_avx512_mask_vcvtps2ph_512 (v16f32 VR512:$src),
4126 imm:$rc, (bc_v16i16(v8i32 immAllZerosV)), (i16 -1))),
4127 (VCVTPS2PHZrr VR512:$src, imm:$rc)>;
4129 def : Pat<(v16f32 (int_x86_avx512_mask_vcvtph2ps_512 (v16i16 VR256X:$src),
4130 (bc_v16f32(v16i32 immAllZerosV)), (i16 -1), (i32 FROUND_CURRENT))),
4131 (VCVTPH2PSZrr VR256X:$src)>;
4133 let Defs = [EFLAGS], Predicates = [HasAVX512] in {
4134 defm VUCOMISSZ : sse12_ord_cmp<0x2E, FR32X, X86cmp, f32, f32mem, loadf32,
4135 "ucomiss">, PS, EVEX, VEX_LIG,
4136 EVEX_CD8<32, CD8VT1>;
4137 defm VUCOMISDZ : sse12_ord_cmp<0x2E, FR64X, X86cmp, f64, f64mem, loadf64,
4138 "ucomisd">, PD, EVEX,
4139 VEX_LIG, VEX_W, EVEX_CD8<64, CD8VT1>;
4140 let Pattern = []<dag> in {
4141 defm VCOMISSZ : sse12_ord_cmp<0x2F, VR128X, undef, v4f32, f128mem, load,
4142 "comiss">, PS, EVEX, VEX_LIG,
4143 EVEX_CD8<32, CD8VT1>;
4144 defm VCOMISDZ : sse12_ord_cmp<0x2F, VR128X, undef, v2f64, f128mem, load,
4145 "comisd">, PD, EVEX,
4146 VEX_LIG, VEX_W, EVEX_CD8<64, CD8VT1>;
4148 let isCodeGenOnly = 1 in {
4149 defm Int_VUCOMISSZ : sse12_ord_cmp<0x2E, VR128X, X86ucomi, v4f32, f128mem,
4150 load, "ucomiss">, PS, EVEX, VEX_LIG,
4151 EVEX_CD8<32, CD8VT1>;
4152 defm Int_VUCOMISDZ : sse12_ord_cmp<0x2E, VR128X, X86ucomi, v2f64, f128mem,
4153 load, "ucomisd">, PD, EVEX,
4154 VEX_LIG, VEX_W, EVEX_CD8<64, CD8VT1>;
4156 defm Int_VCOMISSZ : sse12_ord_cmp<0x2F, VR128X, X86comi, v4f32, f128mem,
4157 load, "comiss">, PS, EVEX, VEX_LIG,
4158 EVEX_CD8<32, CD8VT1>;
4159 defm Int_VCOMISDZ : sse12_ord_cmp<0x2F, VR128X, X86comi, v2f64, f128mem,
4160 load, "comisd">, PD, EVEX,
4161 VEX_LIG, VEX_W, EVEX_CD8<64, CD8VT1>;
4165 /// avx512_fp14_s rcp14ss, rcp14sd, rsqrt14ss, rsqrt14sd
4166 multiclass avx512_fp14_s<bits<8> opc, string OpcodeStr, RegisterClass RC,
4167 X86MemOperand x86memop> {
4168 let hasSideEffects = 0 in {
4169 def rr : AVX5128I<opc, MRMSrcReg, (outs RC:$dst),
4170 (ins RC:$src1, RC:$src2),
4171 !strconcat(OpcodeStr,
4172 "\t{$src2, $src1, $dst|$dst, $src1, $src2}"), []>, EVEX_4V;
4173 let mayLoad = 1 in {
4174 def rm : AVX5128I<opc, MRMSrcMem, (outs RC:$dst),
4175 (ins RC:$src1, x86memop:$src2),
4176 !strconcat(OpcodeStr,
4177 "\t{$src2, $src1, $dst|$dst, $src1, $src2}"), []>, EVEX_4V;
4182 defm VRCP14SS : avx512_fp14_s<0x4D, "vrcp14ss", FR32X, f32mem>,
4183 EVEX_CD8<32, CD8VT1>;
4184 defm VRCP14SD : avx512_fp14_s<0x4D, "vrcp14sd", FR64X, f64mem>,
4185 VEX_W, EVEX_CD8<64, CD8VT1>;
4186 defm VRSQRT14SS : avx512_fp14_s<0x4F, "vrsqrt14ss", FR32X, f32mem>,
4187 EVEX_CD8<32, CD8VT1>;
4188 defm VRSQRT14SD : avx512_fp14_s<0x4F, "vrsqrt14sd", FR64X, f64mem>,
4189 VEX_W, EVEX_CD8<64, CD8VT1>;
4191 def : Pat <(v4f32 (int_x86_avx512_rcp14_ss (v4f32 VR128X:$src1),
4192 (v4f32 VR128X:$src2), (bc_v4f32 (v4i32 immAllZerosV)), (i8 -1))),
4193 (COPY_TO_REGCLASS (VRCP14SSrr (COPY_TO_REGCLASS VR128X:$src1, FR32X),
4194 (COPY_TO_REGCLASS VR128X:$src2, FR32X)), VR128X)>;
4196 def : Pat <(v2f64 (int_x86_avx512_rcp14_sd (v2f64 VR128X:$src1),
4197 (v2f64 VR128X:$src2), (bc_v2f64 (v4i32 immAllZerosV)), (i8 -1))),
4198 (COPY_TO_REGCLASS (VRCP14SDrr (COPY_TO_REGCLASS VR128X:$src1, FR64X),
4199 (COPY_TO_REGCLASS VR128X:$src2, FR64X)), VR128X)>;
4201 def : Pat <(v4f32 (int_x86_avx512_rsqrt14_ss (v4f32 VR128X:$src1),
4202 (v4f32 VR128X:$src2), (bc_v4f32 (v4i32 immAllZerosV)), (i8 -1))),
4203 (COPY_TO_REGCLASS (VRSQRT14SSrr (COPY_TO_REGCLASS VR128X:$src1, FR32X),
4204 (COPY_TO_REGCLASS VR128X:$src2, FR32X)), VR128X)>;
4206 def : Pat <(v2f64 (int_x86_avx512_rsqrt14_sd (v2f64 VR128X:$src1),
4207 (v2f64 VR128X:$src2), (bc_v2f64 (v4i32 immAllZerosV)), (i8 -1))),
4208 (COPY_TO_REGCLASS (VRSQRT14SDrr (COPY_TO_REGCLASS VR128X:$src1, FR64X),
4209 (COPY_TO_REGCLASS VR128X:$src2, FR64X)), VR128X)>;
4211 /// avx512_fp14_p rcp14ps, rcp14pd, rsqrt14ps, rsqrt14pd
4212 multiclass avx512_fp14_p<bits<8> opc, string OpcodeStr, SDNode OpNode,
4213 X86VectorVTInfo _> {
4214 defm r: AVX512_maskable<opc, MRMSrcReg, _, (outs _.RC:$dst),
4215 (ins _.RC:$src), OpcodeStr, "$src", "$src",
4216 (_.FloatVT (OpNode _.RC:$src))>, EVEX, T8PD;
4217 let mayLoad = 1 in {
4218 defm m: AVX512_maskable<opc, MRMSrcMem, _, (outs _.RC:$dst),
4219 (ins _.MemOp:$src), OpcodeStr, "$src", "$src",
4221 (bitconvert (_.LdFrag addr:$src))))>, EVEX, T8PD;
4222 defm mb: AVX512_maskable<opc, MRMSrcMem, _, (outs _.RC:$dst),
4223 (ins _.ScalarMemOp:$src), OpcodeStr,
4224 "${src}"##_.BroadcastStr, "${src}"##_.BroadcastStr,
4226 (X86VBroadcast (_.ScalarLdFrag addr:$src))))>,
4231 multiclass avx512_fp14_p_vl_all<bits<8> opc, string OpcodeStr, SDNode OpNode> {
4232 defm PSZ : avx512_fp14_p<opc, !strconcat(OpcodeStr, "ps"), OpNode, v16f32_info>,
4233 EVEX_V512, EVEX_CD8<32, CD8VF>;
4234 defm PDZ : avx512_fp14_p<opc, !strconcat(OpcodeStr, "pd"), OpNode, v8f64_info>,
4235 EVEX_V512, VEX_W, EVEX_CD8<64, CD8VF>;
4237 // Define only if AVX512VL feature is present.
4238 let Predicates = [HasVLX] in {
4239 defm PSZ128 : avx512_fp14_p<opc, !strconcat(OpcodeStr, "ps"),
4240 OpNode, v4f32x_info>,
4241 EVEX_V128, EVEX_CD8<32, CD8VF>;
4242 defm PSZ256 : avx512_fp14_p<opc, !strconcat(OpcodeStr, "ps"),
4243 OpNode, v8f32x_info>,
4244 EVEX_V256, EVEX_CD8<32, CD8VF>;
4245 defm PDZ128 : avx512_fp14_p<opc, !strconcat(OpcodeStr, "pd"),
4246 OpNode, v2f64x_info>,
4247 EVEX_V128, VEX_W, EVEX_CD8<64, CD8VF>;
4248 defm PDZ256 : avx512_fp14_p<opc, !strconcat(OpcodeStr, "pd"),
4249 OpNode, v4f64x_info>,
4250 EVEX_V256, VEX_W, EVEX_CD8<64, CD8VF>;
4254 defm VRSQRT14 : avx512_fp14_p_vl_all<0x4E, "vrsqrt14", X86frsqrt>;
4255 defm VRCP14 : avx512_fp14_p_vl_all<0x4C, "vrcp14", X86frcp>;
4257 def : Pat <(v16f32 (int_x86_avx512_rsqrt14_ps_512 (v16f32 VR512:$src),
4258 (bc_v16f32 (v16i32 immAllZerosV)), (i16 -1))),
4259 (VRSQRT14PSZr VR512:$src)>;
4260 def : Pat <(v8f64 (int_x86_avx512_rsqrt14_pd_512 (v8f64 VR512:$src),
4261 (bc_v8f64 (v16i32 immAllZerosV)), (i8 -1))),
4262 (VRSQRT14PDZr VR512:$src)>;
4264 def : Pat <(v16f32 (int_x86_avx512_rcp14_ps_512 (v16f32 VR512:$src),
4265 (bc_v16f32 (v16i32 immAllZerosV)), (i16 -1))),
4266 (VRCP14PSZr VR512:$src)>;
4267 def : Pat <(v8f64 (int_x86_avx512_rcp14_pd_512 (v8f64 VR512:$src),
4268 (bc_v8f64 (v16i32 immAllZerosV)), (i8 -1))),
4269 (VRCP14PDZr VR512:$src)>;
4271 /// avx512_fp28_s rcp28ss, rcp28sd, rsqrt28ss, rsqrt28sd
4272 multiclass avx512_fp28_s<bits<8> opc, string OpcodeStr,X86VectorVTInfo _,
4275 defm r : AVX512_maskable_scalar<opc, MRMSrcReg, _, (outs _.RC:$dst),
4276 (ins _.RC:$src1, _.RC:$src2), OpcodeStr,
4277 "$src2, $src1", "$src1, $src2",
4278 (OpNode (_.VT _.RC:$src1), (_.VT _.RC:$src2),
4279 (i32 FROUND_CURRENT))>;
4281 defm rb : AVX512_maskable_scalar<opc, MRMSrcReg, _, (outs _.RC:$dst),
4282 (ins _.RC:$src1, _.RC:$src2), OpcodeStr,
4283 "$src2, $src1", "$src1, $src2",
4284 (OpNode (_.VT _.RC:$src1), (_.VT _.RC:$src2),
4285 (i32 FROUND_NO_EXC)), "{sae}">, EVEX_B;
4287 defm m : AVX512_maskable_scalar<opc, MRMSrcMem, _, (outs _.RC:$dst),
4288 (ins _.RC:$src1, _.MemOp:$src2), OpcodeStr,
4289 "$src2, $src1", "$src1, $src2",
4290 (OpNode (_.VT _.RC:$src1),
4291 (_.VT (scalar_to_vector (_.ScalarLdFrag addr:$src2))),
4292 (i32 FROUND_CURRENT))>;
4295 multiclass avx512_eri_s<bits<8> opc, string OpcodeStr, SDNode OpNode> {
4296 defm SS : avx512_fp28_s<opc, OpcodeStr#"ss", f32x_info, OpNode>,
4297 EVEX_CD8<32, CD8VT1>;
4298 defm SD : avx512_fp28_s<opc, OpcodeStr#"sd", f64x_info, OpNode>,
4299 EVEX_CD8<64, CD8VT1>, VEX_W;
4302 let hasSideEffects = 0, Predicates = [HasERI] in {
4303 defm VRCP28 : avx512_eri_s<0xCB, "vrcp28", X86rcp28s>, T8PD, EVEX_4V;
4304 defm VRSQRT28 : avx512_eri_s<0xCD, "vrsqrt28", X86rsqrt28s>, T8PD, EVEX_4V;
4306 /// avx512_fp28_p rcp28ps, rcp28pd, rsqrt28ps, rsqrt28pd
4308 multiclass avx512_fp28_p<bits<8> opc, string OpcodeStr, X86VectorVTInfo _,
4311 defm r : AVX512_maskable<opc, MRMSrcReg, _, (outs _.RC:$dst),
4312 (ins _.RC:$src), OpcodeStr, "$src", "$src",
4313 (OpNode (_.VT _.RC:$src), (i32 FROUND_CURRENT))>;
4315 defm rb : AVX512_maskable<opc, MRMSrcReg, _, (outs _.RC:$dst),
4316 (ins _.RC:$src), OpcodeStr,
4318 (OpNode (_.VT _.RC:$src), (i32 FROUND_NO_EXC)),
4321 defm m : AVX512_maskable<opc, MRMSrcMem, _, (outs _.RC:$dst),
4322 (ins _.MemOp:$src), OpcodeStr, "$src", "$src",
4324 (bitconvert (_.LdFrag addr:$src))),
4325 (i32 FROUND_CURRENT))>;
4327 defm mb : AVX512_maskable<opc, MRMSrcMem, _, (outs _.RC:$dst),
4328 (ins _.MemOp:$src), OpcodeStr, "$src", "$src",
4330 (X86VBroadcast (_.ScalarLdFrag addr:$src))),
4331 (i32 FROUND_CURRENT))>, EVEX_B;
4334 multiclass avx512_eri<bits<8> opc, string OpcodeStr, SDNode OpNode> {
4335 defm PS : avx512_fp28_p<opc, OpcodeStr#"ps", v16f32_info, OpNode>,
4336 EVEX_CD8<32, CD8VF>;
4337 defm PD : avx512_fp28_p<opc, OpcodeStr#"pd", v8f64_info, OpNode>,
4338 VEX_W, EVEX_CD8<32, CD8VF>;
4341 let Predicates = [HasERI], hasSideEffects = 0 in {
4343 defm VRSQRT28 : avx512_eri<0xCC, "vrsqrt28", X86rsqrt28>, EVEX, EVEX_V512, T8PD;
4344 defm VRCP28 : avx512_eri<0xCA, "vrcp28", X86rcp28>, EVEX, EVEX_V512, T8PD;
4345 defm VEXP2 : avx512_eri<0xC8, "vexp2", X86exp2>, EVEX, EVEX_V512, T8PD;
4348 multiclass avx512_sqrt_packed<bits<8> opc, string OpcodeStr,
4349 SDNode OpNode, X86VectorVTInfo _>{
4350 defm r: AVX512_maskable<opc, MRMSrcReg, _, (outs _.RC:$dst),
4351 (ins _.RC:$src), OpcodeStr, "$src", "$src",
4352 (_.FloatVT (OpNode _.RC:$src))>, EVEX;
4353 let mayLoad = 1 in {
4354 defm m: AVX512_maskable<opc, MRMSrcMem, _, (outs _.RC:$dst),
4355 (ins _.MemOp:$src), OpcodeStr, "$src", "$src",
4357 (bitconvert (_.LdFrag addr:$src))))>, EVEX;
4359 defm mb: AVX512_maskable<opc, MRMSrcMem, _, (outs _.RC:$dst),
4360 (ins _.ScalarMemOp:$src), OpcodeStr,
4361 "${src}"##_.BroadcastStr, "${src}"##_.BroadcastStr,
4363 (X86VBroadcast (_.ScalarLdFrag addr:$src))))>,
4368 multiclass avx512_sqrt_scalar<bits<8> opc, string OpcodeStr,
4369 Intrinsic F32Int, Intrinsic F64Int,
4370 OpndItins itins_s, OpndItins itins_d> {
4371 def SSZr : SI<opc, MRMSrcReg, (outs FR32X:$dst),
4372 (ins FR32X:$src1, FR32X:$src2),
4373 !strconcat(OpcodeStr,
4374 "ss\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
4375 [], itins_s.rr>, XS, EVEX_4V;
4376 let isCodeGenOnly = 1 in
4377 def SSZr_Int : SIi8<opc, MRMSrcReg, (outs VR128X:$dst),
4378 (ins VR128X:$src1, VR128X:$src2),
4379 !strconcat(OpcodeStr,
4380 "ss\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
4382 (F32Int VR128X:$src1, VR128X:$src2))],
4383 itins_s.rr>, XS, EVEX_4V;
4384 let mayLoad = 1 in {
4385 def SSZm : SI<opc, MRMSrcMem, (outs FR32X:$dst),
4386 (ins FR32X:$src1, f32mem:$src2),
4387 !strconcat(OpcodeStr,
4388 "ss\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
4389 [], itins_s.rm>, XS, EVEX_4V, EVEX_CD8<32, CD8VT1>;
4390 let isCodeGenOnly = 1 in
4391 def SSZm_Int : SIi8<opc, MRMSrcMem, (outs VR128X:$dst),
4392 (ins VR128X:$src1, ssmem:$src2),
4393 !strconcat(OpcodeStr,
4394 "ss\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
4396 (F32Int VR128X:$src1, sse_load_f32:$src2))],
4397 itins_s.rm>, XS, EVEX_4V, EVEX_CD8<32, CD8VT1>;
4399 def SDZr : SI<opc, MRMSrcReg, (outs FR64X:$dst),
4400 (ins FR64X:$src1, FR64X:$src2),
4401 !strconcat(OpcodeStr,
4402 "sd\t{$src2, $src1, $dst|$dst, $src1, $src2}"), []>,
4404 let isCodeGenOnly = 1 in
4405 def SDZr_Int : SIi8<opc, MRMSrcReg, (outs VR128X:$dst),
4406 (ins VR128X:$src1, VR128X:$src2),
4407 !strconcat(OpcodeStr,
4408 "sd\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
4410 (F64Int VR128X:$src1, VR128X:$src2))],
4411 itins_s.rr>, XD, EVEX_4V, VEX_W;
4412 let mayLoad = 1 in {
4413 def SDZm : SI<opc, MRMSrcMem, (outs FR64X:$dst),
4414 (ins FR64X:$src1, f64mem:$src2),
4415 !strconcat(OpcodeStr,
4416 "sd\t{$src2, $src1, $dst|$dst, $src1, $src2}"), []>,
4417 XD, EVEX_4V, VEX_W, EVEX_CD8<64, CD8VT1>;
4418 let isCodeGenOnly = 1 in
4419 def SDZm_Int : SIi8<opc, MRMSrcMem, (outs VR128X:$dst),
4420 (ins VR128X:$src1, sdmem:$src2),
4421 !strconcat(OpcodeStr,
4422 "sd\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
4424 (F64Int VR128X:$src1, sse_load_f64:$src2))]>,
4425 XD, EVEX_4V, VEX_W, EVEX_CD8<64, CD8VT1>;
4429 multiclass avx512_sqrt_packed_all<bits<8> opc, string OpcodeStr,
4431 defm PSZ : avx512_sqrt_packed<opc, !strconcat(OpcodeStr, "ps"), OpNode,
4433 EVEX_V512, PS, EVEX_CD8<32, CD8VF>;
4434 defm PDZ : avx512_sqrt_packed<opc, !strconcat(OpcodeStr, "pd"), OpNode,
4436 EVEX_V512, VEX_W, PD, EVEX_CD8<64, CD8VF>;
4437 // Define only if AVX512VL feature is present.
4438 let Predicates = [HasVLX] in {
4439 defm PSZ128 : avx512_sqrt_packed<opc, !strconcat(OpcodeStr, "ps"),
4440 OpNode, v4f32x_info>,
4441 EVEX_V128, PS, EVEX_CD8<32, CD8VF>;
4442 defm PSZ256 : avx512_sqrt_packed<opc, !strconcat(OpcodeStr, "ps"),
4443 OpNode, v8f32x_info>,
4444 EVEX_V256, PS, EVEX_CD8<32, CD8VF>;
4445 defm PDZ128 : avx512_sqrt_packed<opc, !strconcat(OpcodeStr, "pd"),
4446 OpNode, v2f64x_info>,
4447 EVEX_V128, VEX_W, PD, EVEX_CD8<64, CD8VF>;
4448 defm PDZ256 : avx512_sqrt_packed<opc, !strconcat(OpcodeStr, "pd"),
4449 OpNode, v4f64x_info>,
4450 EVEX_V256, VEX_W, PD, EVEX_CD8<64, CD8VF>;
4454 defm VSQRT : avx512_sqrt_packed_all<0x51, "vsqrt", fsqrt>;
4456 defm VSQRT : avx512_sqrt_scalar<0x51, "sqrt",
4457 int_x86_avx512_sqrt_ss, int_x86_avx512_sqrt_sd,
4458 SSE_SQRTSS, SSE_SQRTSD>;
4460 let Predicates = [HasAVX512] in {
4461 def : Pat<(v16f32 (int_x86_avx512_sqrt_ps_512 (v16f32 VR512:$src1),
4462 (bc_v16f32 (v16i32 immAllZerosV)), (i16 -1), FROUND_CURRENT)),
4463 (VSQRTPSZr VR512:$src1)>;
4464 def : Pat<(v8f64 (int_x86_avx512_sqrt_pd_512 (v8f64 VR512:$src1),
4465 (bc_v8f64 (v16i32 immAllZerosV)), (i8 -1), FROUND_CURRENT)),
4466 (VSQRTPDZr VR512:$src1)>;
4468 def : Pat<(f32 (fsqrt FR32X:$src)),
4469 (VSQRTSSZr (f32 (IMPLICIT_DEF)), FR32X:$src)>;
4470 def : Pat<(f32 (fsqrt (load addr:$src))),
4471 (VSQRTSSZm (f32 (IMPLICIT_DEF)), addr:$src)>,
4472 Requires<[OptForSize]>;
4473 def : Pat<(f64 (fsqrt FR64X:$src)),
4474 (VSQRTSDZr (f64 (IMPLICIT_DEF)), FR64X:$src)>;
4475 def : Pat<(f64 (fsqrt (load addr:$src))),
4476 (VSQRTSDZm (f64 (IMPLICIT_DEF)), addr:$src)>,
4477 Requires<[OptForSize]>;
4479 def : Pat<(f32 (X86frsqrt FR32X:$src)),
4480 (VRSQRT14SSrr (f32 (IMPLICIT_DEF)), FR32X:$src)>;
4481 def : Pat<(f32 (X86frsqrt (load addr:$src))),
4482 (VRSQRT14SSrm (f32 (IMPLICIT_DEF)), addr:$src)>,
4483 Requires<[OptForSize]>;
4485 def : Pat<(f32 (X86frcp FR32X:$src)),
4486 (VRCP14SSrr (f32 (IMPLICIT_DEF)), FR32X:$src)>;
4487 def : Pat<(f32 (X86frcp (load addr:$src))),
4488 (VRCP14SSrm (f32 (IMPLICIT_DEF)), addr:$src)>,
4489 Requires<[OptForSize]>;
4491 def : Pat<(int_x86_sse_sqrt_ss VR128X:$src),
4492 (COPY_TO_REGCLASS (VSQRTSSZr (f32 (IMPLICIT_DEF)),
4493 (COPY_TO_REGCLASS VR128X:$src, FR32)),
4495 def : Pat<(int_x86_sse_sqrt_ss sse_load_f32:$src),
4496 (VSQRTSSZm_Int (v4f32 (IMPLICIT_DEF)), sse_load_f32:$src)>;
4498 def : Pat<(int_x86_sse2_sqrt_sd VR128X:$src),
4499 (COPY_TO_REGCLASS (VSQRTSDZr (f64 (IMPLICIT_DEF)),
4500 (COPY_TO_REGCLASS VR128X:$src, FR64)),
4502 def : Pat<(int_x86_sse2_sqrt_sd sse_load_f64:$src),
4503 (VSQRTSDZm_Int (v2f64 (IMPLICIT_DEF)), sse_load_f64:$src)>;
4507 multiclass avx512_fp_unop_rm<bits<8> opcps, bits<8> opcpd, string OpcodeStr,
4508 X86MemOperand x86memop, RegisterClass RC,
4509 PatFrag mem_frag32, PatFrag mem_frag64,
4510 Intrinsic V4F32Int, Intrinsic V2F64Int,
4512 let ExeDomain = SSEPackedSingle in {
4513 // Intrinsic operation, reg.
4514 // Vector intrinsic operation, reg
4515 def PSr : AVX512AIi8<opcps, MRMSrcReg,
4516 (outs RC:$dst), (ins RC:$src1, i32i8imm:$src2),
4517 !strconcat(OpcodeStr,
4518 "ps\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
4519 [(set RC:$dst, (V4F32Int RC:$src1, imm:$src2))]>;
4521 // Vector intrinsic operation, mem
4522 def PSm : AVX512AIi8<opcps, MRMSrcMem,
4523 (outs RC:$dst), (ins x86memop:$src1, i32i8imm:$src2),
4524 !strconcat(OpcodeStr,
4525 "ps\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
4527 (V4F32Int (mem_frag32 addr:$src1),imm:$src2))]>,
4528 EVEX_CD8<32, VForm>;
4529 } // ExeDomain = SSEPackedSingle
4531 let ExeDomain = SSEPackedDouble in {
4532 // Vector intrinsic operation, reg
4533 def PDr : AVX512AIi8<opcpd, MRMSrcReg,
4534 (outs RC:$dst), (ins RC:$src1, i32i8imm:$src2),
4535 !strconcat(OpcodeStr,
4536 "pd\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
4537 [(set RC:$dst, (V2F64Int RC:$src1, imm:$src2))]>;
4539 // Vector intrinsic operation, mem
4540 def PDm : AVX512AIi8<opcpd, MRMSrcMem,
4541 (outs RC:$dst), (ins x86memop:$src1, i32i8imm:$src2),
4542 !strconcat(OpcodeStr,
4543 "pd\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
4545 (V2F64Int (mem_frag64 addr:$src1),imm:$src2))]>,
4546 EVEX_CD8<64, VForm>;
4547 } // ExeDomain = SSEPackedDouble
4550 multiclass avx512_fp_binop_rm<bits<8> opcss, bits<8> opcsd,
4554 let ExeDomain = GenericDomain in {
4556 let hasSideEffects = 0 in
4557 def SSr : AVX512AIi8<opcss, MRMSrcReg,
4558 (outs FR32X:$dst), (ins FR32X:$src1, FR32X:$src2, i32i8imm:$src3),
4559 !strconcat(OpcodeStr,
4560 "ss\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}"),
4563 // Intrinsic operation, reg.
4564 let isCodeGenOnly = 1 in
4565 def SSr_Int : AVX512AIi8<opcss, MRMSrcReg,
4566 (outs VR128X:$dst), (ins VR128X:$src1, VR128X:$src2, i32i8imm:$src3),
4567 !strconcat(OpcodeStr,
4568 "ss\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}"),
4569 [(set VR128X:$dst, (F32Int VR128X:$src1, VR128X:$src2, imm:$src3))]>;
4571 // Intrinsic operation, mem.
4572 def SSm : AVX512AIi8<opcss, MRMSrcMem, (outs VR128X:$dst),
4573 (ins VR128X:$src1, ssmem:$src2, i32i8imm:$src3),
4574 !strconcat(OpcodeStr,
4575 "ss\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}"),
4576 [(set VR128X:$dst, (F32Int VR128X:$src1,
4577 sse_load_f32:$src2, imm:$src3))]>,
4578 EVEX_CD8<32, CD8VT1>;
4581 let hasSideEffects = 0 in
4582 def SDr : AVX512AIi8<opcsd, MRMSrcReg,
4583 (outs FR64X:$dst), (ins FR64X:$src1, FR64X:$src2, i32i8imm:$src3),
4584 !strconcat(OpcodeStr,
4585 "sd\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}"),
4588 // Intrinsic operation, reg.
4589 let isCodeGenOnly = 1 in
4590 def SDr_Int : AVX512AIi8<opcsd, MRMSrcReg,
4591 (outs VR128X:$dst), (ins VR128X:$src1, VR128X:$src2, i32i8imm:$src3),
4592 !strconcat(OpcodeStr,
4593 "sd\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}"),
4594 [(set VR128X:$dst, (F64Int VR128X:$src1, VR128X:$src2, imm:$src3))]>,
4597 // Intrinsic operation, mem.
4598 def SDm : AVX512AIi8<opcsd, MRMSrcMem,
4599 (outs VR128X:$dst), (ins VR128X:$src1, sdmem:$src2, i32i8imm:$src3),
4600 !strconcat(OpcodeStr,
4601 "sd\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}"),
4603 (F64Int VR128X:$src1, sse_load_f64:$src2, imm:$src3))]>,
4604 VEX_W, EVEX_CD8<64, CD8VT1>;
4605 } // ExeDomain = GenericDomain
4608 multiclass avx512_rndscale<bits<8> opc, string OpcodeStr,
4609 X86MemOperand x86memop, RegisterClass RC,
4610 PatFrag mem_frag, Domain d> {
4611 let ExeDomain = d in {
4612 // Intrinsic operation, reg.
4613 // Vector intrinsic operation, reg
4614 def r : AVX512AIi8<opc, MRMSrcReg,
4615 (outs RC:$dst), (ins RC:$src1, i32i8imm:$src2),
4616 !strconcat(OpcodeStr,
4617 "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
4620 // Vector intrinsic operation, mem
4621 def m : AVX512AIi8<opc, MRMSrcMem,
4622 (outs RC:$dst), (ins x86memop:$src1, i32i8imm:$src2),
4623 !strconcat(OpcodeStr,
4624 "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
4630 defm VRNDSCALEPSZ : avx512_rndscale<0x08, "vrndscaleps", f512mem, VR512,
4631 memopv16f32, SSEPackedSingle>, EVEX_V512,
4632 EVEX_CD8<32, CD8VF>;
4634 def : Pat<(v16f32 (int_x86_avx512_mask_rndscale_ps_512 (v16f32 VR512:$src1),
4635 imm:$src2, (v16f32 VR512:$src1), (i16 -1),
4637 (VRNDSCALEPSZr VR512:$src1, imm:$src2)>;
4640 defm VRNDSCALEPDZ : avx512_rndscale<0x09, "vrndscalepd", f512mem, VR512,
4641 memopv8f64, SSEPackedDouble>, EVEX_V512,
4642 VEX_W, EVEX_CD8<64, CD8VF>;
4644 def : Pat<(v8f64 (int_x86_avx512_mask_rndscale_pd_512 (v8f64 VR512:$src1),
4645 imm:$src2, (v8f64 VR512:$src1), (i8 -1),
4647 (VRNDSCALEPDZr VR512:$src1, imm:$src2)>;
4649 multiclass avx512_rndscale_scalar<bits<8> opc, string OpcodeStr,
4650 Operand x86memop, RegisterClass RC, Domain d> {
4651 let ExeDomain = d in {
4652 def r : AVX512AIi8<opc, MRMSrcReg,
4653 (outs RC:$dst), (ins RC:$src1, RC:$src2, i32i8imm:$src3),
4654 !strconcat(OpcodeStr,
4655 "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
4658 def m : AVX512AIi8<opc, MRMSrcMem,
4659 (outs RC:$dst), (ins RC:$src1, x86memop:$src2, i32i8imm:$src3),
4660 !strconcat(OpcodeStr,
4661 "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
4666 defm VRNDSCALESS : avx512_rndscale_scalar<0x0A, "vrndscaless", ssmem, FR32X,
4667 SSEPackedSingle>, EVEX_CD8<32, CD8VT1>;
4669 defm VRNDSCALESD : avx512_rndscale_scalar<0x0B, "vrndscalesd", sdmem, FR64X,
4670 SSEPackedDouble>, EVEX_CD8<64, CD8VT1>;
4672 def : Pat<(ffloor FR32X:$src),
4673 (VRNDSCALESSr (f32 (IMPLICIT_DEF)), FR32X:$src, (i32 0x1))>;
4674 def : Pat<(f64 (ffloor FR64X:$src)),
4675 (VRNDSCALESDr (f64 (IMPLICIT_DEF)), FR64X:$src, (i32 0x1))>;
4676 def : Pat<(f32 (fnearbyint FR32X:$src)),
4677 (VRNDSCALESSr (f32 (IMPLICIT_DEF)), FR32X:$src, (i32 0xC))>;
4678 def : Pat<(f64 (fnearbyint FR64X:$src)),
4679 (VRNDSCALESDr (f64 (IMPLICIT_DEF)), FR64X:$src, (i32 0xC))>;
4680 def : Pat<(f32 (fceil FR32X:$src)),
4681 (VRNDSCALESSr (f32 (IMPLICIT_DEF)), FR32X:$src, (i32 0x2))>;
4682 def : Pat<(f64 (fceil FR64X:$src)),
4683 (VRNDSCALESDr (f64 (IMPLICIT_DEF)), FR64X:$src, (i32 0x2))>;
4684 def : Pat<(f32 (frint FR32X:$src)),
4685 (VRNDSCALESSr (f32 (IMPLICIT_DEF)), FR32X:$src, (i32 0x4))>;
4686 def : Pat<(f64 (frint FR64X:$src)),
4687 (VRNDSCALESDr (f64 (IMPLICIT_DEF)), FR64X:$src, (i32 0x4))>;
4688 def : Pat<(f32 (ftrunc FR32X:$src)),
4689 (VRNDSCALESSr (f32 (IMPLICIT_DEF)), FR32X:$src, (i32 0x3))>;
4690 def : Pat<(f64 (ftrunc FR64X:$src)),
4691 (VRNDSCALESDr (f64 (IMPLICIT_DEF)), FR64X:$src, (i32 0x3))>;
4693 def : Pat<(v16f32 (ffloor VR512:$src)),
4694 (VRNDSCALEPSZr VR512:$src, (i32 0x1))>;
4695 def : Pat<(v16f32 (fnearbyint VR512:$src)),
4696 (VRNDSCALEPSZr VR512:$src, (i32 0xC))>;
4697 def : Pat<(v16f32 (fceil VR512:$src)),
4698 (VRNDSCALEPSZr VR512:$src, (i32 0x2))>;
4699 def : Pat<(v16f32 (frint VR512:$src)),
4700 (VRNDSCALEPSZr VR512:$src, (i32 0x4))>;
4701 def : Pat<(v16f32 (ftrunc VR512:$src)),
4702 (VRNDSCALEPSZr VR512:$src, (i32 0x3))>;
4704 def : Pat<(v8f64 (ffloor VR512:$src)),
4705 (VRNDSCALEPDZr VR512:$src, (i32 0x1))>;
4706 def : Pat<(v8f64 (fnearbyint VR512:$src)),
4707 (VRNDSCALEPDZr VR512:$src, (i32 0xC))>;
4708 def : Pat<(v8f64 (fceil VR512:$src)),
4709 (VRNDSCALEPDZr VR512:$src, (i32 0x2))>;
4710 def : Pat<(v8f64 (frint VR512:$src)),
4711 (VRNDSCALEPDZr VR512:$src, (i32 0x4))>;
4712 def : Pat<(v8f64 (ftrunc VR512:$src)),
4713 (VRNDSCALEPDZr VR512:$src, (i32 0x3))>;
4715 //-------------------------------------------------
4716 // Integer truncate and extend operations
4717 //-------------------------------------------------
4719 multiclass avx512_trunc_sat<bits<8> opc, string OpcodeStr,
4720 RegisterClass dstRC, RegisterClass srcRC,
4721 RegisterClass KRC, X86MemOperand x86memop> {
4722 def rr : AVX512XS8I<opc, MRMDestReg, (outs dstRC:$dst),
4724 !strconcat(OpcodeStr,"\t{$src, $dst|$dst, $src}"),
4727 def rrk : AVX512XS8I<opc, MRMDestReg, (outs dstRC:$dst),
4728 (ins KRC:$mask, srcRC:$src),
4729 !strconcat(OpcodeStr,
4730 "\t{$src, ${dst} {${mask}}|${dst} {${mask}}, $src}"),
4733 def rrkz : AVX512XS8I<opc, MRMDestReg, (outs dstRC:$dst),
4734 (ins KRC:$mask, srcRC:$src),
4735 !strconcat(OpcodeStr,
4736 "\t{$src, ${dst} {${mask}} {z}|${dst} {${mask}} {z}, $src}"),
4739 def mr : AVX512XS8I<opc, MRMDestMem, (outs), (ins x86memop:$dst, srcRC:$src),
4740 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
4743 def mrk : AVX512XS8I<opc, MRMDestMem, (outs),
4744 (ins x86memop:$dst, KRC:$mask, srcRC:$src),
4745 !strconcat(OpcodeStr, "\t{$src, $dst {${mask}}|${dst} {${mask}}, $src}"),
4749 defm VPMOVQB : avx512_trunc_sat<0x32, "vpmovqb", VR128X, VR512, VK8WM,
4750 i128mem>, EVEX_V512, EVEX_CD8<8, CD8VO>;
4751 defm VPMOVSQB : avx512_trunc_sat<0x22, "vpmovsqb", VR128X, VR512, VK8WM,
4752 i128mem>, EVEX_V512, EVEX_CD8<8, CD8VO>;
4753 defm VPMOVUSQB : avx512_trunc_sat<0x12, "vpmovusqb", VR128X, VR512, VK8WM,
4754 i128mem>, EVEX_V512, EVEX_CD8<8, CD8VO>;
4755 defm VPMOVQW : avx512_trunc_sat<0x34, "vpmovqw", VR128X, VR512, VK8WM,
4756 i128mem>, EVEX_V512, EVEX_CD8<16, CD8VQ>;
4757 defm VPMOVSQW : avx512_trunc_sat<0x24, "vpmovsqw", VR128X, VR512, VK8WM,
4758 i128mem>, EVEX_V512, EVEX_CD8<16, CD8VQ>;
4759 defm VPMOVUSQW : avx512_trunc_sat<0x14, "vpmovusqw", VR128X, VR512, VK8WM,
4760 i128mem>, EVEX_V512, EVEX_CD8<16, CD8VQ>;
4761 defm VPMOVQD : avx512_trunc_sat<0x35, "vpmovqd", VR256X, VR512, VK8WM,
4762 i256mem>, EVEX_V512, EVEX_CD8<32, CD8VH>;
4763 defm VPMOVSQD : avx512_trunc_sat<0x25, "vpmovsqd", VR256X, VR512, VK8WM,
4764 i256mem>, EVEX_V512, EVEX_CD8<32, CD8VH>;
4765 defm VPMOVUSQD : avx512_trunc_sat<0x15, "vpmovusqd", VR256X, VR512, VK8WM,
4766 i256mem>, EVEX_V512, EVEX_CD8<32, CD8VH>;
4767 defm VPMOVDW : avx512_trunc_sat<0x33, "vpmovdw", VR256X, VR512, VK16WM,
4768 i256mem>, EVEX_V512, EVEX_CD8<16, CD8VH>;
4769 defm VPMOVSDW : avx512_trunc_sat<0x23, "vpmovsdw", VR256X, VR512, VK16WM,
4770 i256mem>, EVEX_V512, EVEX_CD8<16, CD8VH>;
4771 defm VPMOVUSDW : avx512_trunc_sat<0x13, "vpmovusdw", VR256X, VR512, VK16WM,
4772 i256mem>, EVEX_V512, EVEX_CD8<16, CD8VH>;
4773 defm VPMOVDB : avx512_trunc_sat<0x31, "vpmovdb", VR128X, VR512, VK16WM,
4774 i128mem>, EVEX_V512, EVEX_CD8<8, CD8VQ>;
4775 defm VPMOVSDB : avx512_trunc_sat<0x21, "vpmovsdb", VR128X, VR512, VK16WM,
4776 i128mem>, EVEX_V512, EVEX_CD8<8, CD8VQ>;
4777 defm VPMOVUSDB : avx512_trunc_sat<0x11, "vpmovusdb", VR128X, VR512, VK16WM,
4778 i128mem>, EVEX_V512, EVEX_CD8<8, CD8VQ>;
4780 def : Pat<(v16i8 (X86vtrunc (v8i64 VR512:$src))), (VPMOVQBrr VR512:$src)>;
4781 def : Pat<(v8i16 (X86vtrunc (v8i64 VR512:$src))), (VPMOVQWrr VR512:$src)>;
4782 def : Pat<(v16i16 (X86vtrunc (v16i32 VR512:$src))), (VPMOVDWrr VR512:$src)>;
4783 def : Pat<(v16i8 (X86vtrunc (v16i32 VR512:$src))), (VPMOVDBrr VR512:$src)>;
4784 def : Pat<(v8i32 (X86vtrunc (v8i64 VR512:$src))), (VPMOVQDrr VR512:$src)>;
4786 def : Pat<(v16i8 (X86vtruncm VK16WM:$mask, (v16i32 VR512:$src))),
4787 (VPMOVDBrrkz VK16WM:$mask, VR512:$src)>;
4788 def : Pat<(v16i16 (X86vtruncm VK16WM:$mask, (v16i32 VR512:$src))),
4789 (VPMOVDWrrkz VK16WM:$mask, VR512:$src)>;
4790 def : Pat<(v8i16 (X86vtruncm VK8WM:$mask, (v8i64 VR512:$src))),
4791 (VPMOVQWrrkz VK8WM:$mask, VR512:$src)>;
4792 def : Pat<(v8i32 (X86vtruncm VK8WM:$mask, (v8i64 VR512:$src))),
4793 (VPMOVQDrrkz VK8WM:$mask, VR512:$src)>;
4796 multiclass avx512_extend<bits<8> opc, string OpcodeStr, RegisterClass KRC,
4797 RegisterClass DstRC, RegisterClass SrcRC, SDNode OpNode,
4798 PatFrag mem_frag, X86MemOperand x86memop,
4799 ValueType OpVT, ValueType InVT> {
4801 def rr : AVX5128I<opc, MRMSrcReg, (outs DstRC:$dst),
4803 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
4804 [(set DstRC:$dst, (OpVT (OpNode (InVT SrcRC:$src))))]>, EVEX;
4806 def rrk : AVX5128I<opc, MRMSrcReg, (outs DstRC:$dst),
4807 (ins KRC:$mask, SrcRC:$src),
4808 !strconcat(OpcodeStr, "\t{$src, $dst {${mask}} |$dst {${mask}}, $src}"),
4811 def rrkz : AVX5128I<opc, MRMSrcReg, (outs DstRC:$dst),
4812 (ins KRC:$mask, SrcRC:$src),
4813 !strconcat(OpcodeStr, "\t{$src, $dst {${mask}} {z}|$dst {${mask}} {z}, $src}"),
4816 let mayLoad = 1 in {
4817 def rm : AVX5128I<opc, MRMSrcMem, (outs DstRC:$dst),
4818 (ins x86memop:$src),
4819 !strconcat(OpcodeStr,"\t{$src, $dst|$dst, $src}"),
4821 (OpVT (OpNode (InVT (bitconvert (mem_frag addr:$src))))))]>,
4824 def rmk : AVX5128I<opc, MRMSrcMem, (outs DstRC:$dst),
4825 (ins KRC:$mask, x86memop:$src),
4826 !strconcat(OpcodeStr,"\t{$src, $dst {${mask}} |$dst {${mask}}, $src}"),
4830 def rmkz : AVX5128I<opc, MRMSrcMem, (outs DstRC:$dst),
4831 (ins KRC:$mask, x86memop:$src),
4832 !strconcat(OpcodeStr,"\t{$src, $dst {${mask}} {z}|$dst {${mask}} {z}, $src}"),
4838 defm VPMOVZXBDZ: avx512_extend<0x31, "vpmovzxbd", VK16WM, VR512, VR128X, X86vzext,
4839 memopv2i64, i128mem, v16i32, v16i8>, EVEX_V512,
4841 defm VPMOVZXBQZ: avx512_extend<0x32, "vpmovzxbq", VK8WM, VR512, VR128X, X86vzext,
4842 memopv2i64, i128mem, v8i64, v16i8>, EVEX_V512,
4844 defm VPMOVZXWDZ: avx512_extend<0x33, "vpmovzxwd", VK16WM, VR512, VR256X, X86vzext,
4845 memopv4i64, i256mem, v16i32, v16i16>, EVEX_V512,
4846 EVEX_CD8<16, CD8VH>;
4847 defm VPMOVZXWQZ: avx512_extend<0x34, "vpmovzxwq", VK8WM, VR512, VR128X, X86vzext,
4848 memopv2i64, i128mem, v8i64, v8i16>, EVEX_V512,
4849 EVEX_CD8<16, CD8VQ>;
4850 defm VPMOVZXDQZ: avx512_extend<0x35, "vpmovzxdq", VK8WM, VR512, VR256X, X86vzext,
4851 memopv4i64, i256mem, v8i64, v8i32>, EVEX_V512,
4852 EVEX_CD8<32, CD8VH>;
4854 defm VPMOVSXBDZ: avx512_extend<0x21, "vpmovsxbd", VK16WM, VR512, VR128X, X86vsext,
4855 memopv2i64, i128mem, v16i32, v16i8>, EVEX_V512,
4857 defm VPMOVSXBQZ: avx512_extend<0x22, "vpmovsxbq", VK8WM, VR512, VR128X, X86vsext,
4858 memopv2i64, i128mem, v8i64, v16i8>, EVEX_V512,
4860 defm VPMOVSXWDZ: avx512_extend<0x23, "vpmovsxwd", VK16WM, VR512, VR256X, X86vsext,
4861 memopv4i64, i256mem, v16i32, v16i16>, EVEX_V512,
4862 EVEX_CD8<16, CD8VH>;
4863 defm VPMOVSXWQZ: avx512_extend<0x24, "vpmovsxwq", VK8WM, VR512, VR128X, X86vsext,
4864 memopv2i64, i128mem, v8i64, v8i16>, EVEX_V512,
4865 EVEX_CD8<16, CD8VQ>;
4866 defm VPMOVSXDQZ: avx512_extend<0x25, "vpmovsxdq", VK8WM, VR512, VR256X, X86vsext,
4867 memopv4i64, i256mem, v8i64, v8i32>, EVEX_V512,
4868 EVEX_CD8<32, CD8VH>;
4870 //===----------------------------------------------------------------------===//
4871 // GATHER - SCATTER Operations
4873 multiclass avx512_gather<bits<8> opc, string OpcodeStr, RegisterClass KRC,
4874 RegisterClass RC, X86MemOperand memop> {
4876 Constraints = "@earlyclobber $dst, $src1 = $dst, $mask = $mask_wb" in
4877 def rm : AVX5128I<opc, MRMSrcMem, (outs RC:$dst, KRC:$mask_wb),
4878 (ins RC:$src1, KRC:$mask, memop:$src2),
4879 !strconcat(OpcodeStr,
4880 "\t{$src2, ${dst} {${mask}}|${dst} {${mask}}, $src2}"),
4884 let ExeDomain = SSEPackedDouble in {
4885 defm VGATHERDPDZ : avx512_gather<0x92, "vgatherdpd", VK8WM, VR512, vy64xmem>,
4886 EVEX_V512, VEX_W, EVEX_CD8<64, CD8VT1>;
4887 defm VGATHERQPDZ : avx512_gather<0x93, "vgatherqpd", VK8WM, VR512, vz64mem>,
4888 EVEX_V512, VEX_W, EVEX_CD8<64, CD8VT1>;
4891 let ExeDomain = SSEPackedSingle in {
4892 defm VGATHERDPSZ : avx512_gather<0x92, "vgatherdps", VK16WM, VR512, vz32mem>,
4893 EVEX_V512, EVEX_CD8<32, CD8VT1>;
4894 defm VGATHERQPSZ : avx512_gather<0x93, "vgatherqps", VK8WM, VR256X, vz64mem>,
4895 EVEX_V512, EVEX_CD8<32, CD8VT1>;
4898 defm VPGATHERDQZ : avx512_gather<0x90, "vpgatherdq", VK8WM, VR512, vy64xmem>,
4899 EVEX_V512, VEX_W, EVEX_CD8<64, CD8VT1>;
4900 defm VPGATHERDDZ : avx512_gather<0x90, "vpgatherdd", VK16WM, VR512, vz32mem>,
4901 EVEX_V512, EVEX_CD8<32, CD8VT1>;
4903 defm VPGATHERQQZ : avx512_gather<0x91, "vpgatherqq", VK8WM, VR512, vz64mem>,
4904 EVEX_V512, VEX_W, EVEX_CD8<64, CD8VT1>;
4905 defm VPGATHERQDZ : avx512_gather<0x91, "vpgatherqd", VK8WM, VR256X, vz64mem>,
4906 EVEX_V512, EVEX_CD8<32, CD8VT1>;
4908 multiclass avx512_scatter<bits<8> opc, string OpcodeStr, RegisterClass KRC,
4909 RegisterClass RC, X86MemOperand memop> {
4910 let mayStore = 1, Constraints = "$mask = $mask_wb" in
4911 def mr : AVX5128I<opc, MRMDestMem, (outs KRC:$mask_wb),
4912 (ins memop:$dst, KRC:$mask, RC:$src2),
4913 !strconcat(OpcodeStr,
4914 "\t{$src2, ${dst} {${mask}}|${dst} {${mask}}, $src2}"),
4918 let ExeDomain = SSEPackedDouble in {
4919 defm VSCATTERDPDZ : avx512_scatter<0xA2, "vscatterdpd", VK8WM, VR512, vy64xmem>,
4920 EVEX_V512, VEX_W, EVEX_CD8<64, CD8VT1>;
4921 defm VSCATTERQPDZ : avx512_scatter<0xA3, "vscatterqpd", VK8WM, VR512, vz64mem>,
4922 EVEX_V512, VEX_W, EVEX_CD8<64, CD8VT1>;
4925 let ExeDomain = SSEPackedSingle in {
4926 defm VSCATTERDPSZ : avx512_scatter<0xA2, "vscatterdps", VK16WM, VR512, vz32mem>,
4927 EVEX_V512, EVEX_CD8<32, CD8VT1>;
4928 defm VSCATTERQPSZ : avx512_scatter<0xA3, "vscatterqps", VK8WM, VR256X, vz64mem>,
4929 EVEX_V512, EVEX_CD8<32, CD8VT1>;
4932 defm VPSCATTERDQZ : avx512_scatter<0xA0, "vpscatterdq", VK8WM, VR512, vy64xmem>,
4933 EVEX_V512, VEX_W, EVEX_CD8<64, CD8VT1>;
4934 defm VPSCATTERDDZ : avx512_scatter<0xA0, "vpscatterdd", VK16WM, VR512, vz32mem>,
4935 EVEX_V512, EVEX_CD8<32, CD8VT1>;
4937 defm VPSCATTERQQZ : avx512_scatter<0xA1, "vpscatterqq", VK8WM, VR512, vz64mem>,
4938 EVEX_V512, VEX_W, EVEX_CD8<64, CD8VT1>;
4939 defm VPSCATTERQDZ : avx512_scatter<0xA1, "vpscatterqd", VK8WM, VR256X, vz64mem>,
4940 EVEX_V512, EVEX_CD8<32, CD8VT1>;
4943 multiclass avx512_gather_scatter_prefetch<bits<8> opc, Format F, string OpcodeStr,
4944 RegisterClass KRC, X86MemOperand memop> {
4945 let Predicates = [HasPFI], hasSideEffects = 1 in
4946 def m : AVX5128I<opc, F, (outs), (ins KRC:$mask, memop:$src),
4947 !strconcat(OpcodeStr, "\t{$src {${mask}}|{${mask}}, $src}"),
4951 defm VGATHERPF0DPS: avx512_gather_scatter_prefetch<0xC6, MRM1m, "vgatherpf0dps",
4952 VK16WM, vz32mem>, EVEX_V512, EVEX_CD8<32, CD8VT1>;
4954 defm VGATHERPF0QPS: avx512_gather_scatter_prefetch<0xC7, MRM1m, "vgatherpf0qps",
4955 VK8WM, vz64mem>, EVEX_V512, EVEX_CD8<64, CD8VT1>;
4957 defm VGATHERPF0DPD: avx512_gather_scatter_prefetch<0xC6, MRM1m, "vgatherpf0dpd",
4958 VK8WM, vy32mem>, EVEX_V512, VEX_W, EVEX_CD8<32, CD8VT1>;
4960 defm VGATHERPF0QPD: avx512_gather_scatter_prefetch<0xC7, MRM1m, "vgatherpf0qpd",
4961 VK8WM, vz64mem>, EVEX_V512, VEX_W, EVEX_CD8<64, CD8VT1>;
4963 defm VGATHERPF1DPS: avx512_gather_scatter_prefetch<0xC6, MRM2m, "vgatherpf1dps",
4964 VK16WM, vz32mem>, EVEX_V512, EVEX_CD8<32, CD8VT1>;
4966 defm VGATHERPF1QPS: avx512_gather_scatter_prefetch<0xC7, MRM2m, "vgatherpf1qps",
4967 VK8WM, vz64mem>, EVEX_V512, EVEX_CD8<64, CD8VT1>;
4969 defm VGATHERPF1DPD: avx512_gather_scatter_prefetch<0xC6, MRM2m, "vgatherpf1dpd",
4970 VK8WM, vy32mem>, EVEX_V512, VEX_W, EVEX_CD8<32, CD8VT1>;
4972 defm VGATHERPF1QPD: avx512_gather_scatter_prefetch<0xC7, MRM2m, "vgatherpf1qpd",
4973 VK8WM, vz64mem>, EVEX_V512, VEX_W, EVEX_CD8<64, CD8VT1>;
4975 defm VSCATTERPF0DPS: avx512_gather_scatter_prefetch<0xC6, MRM5m, "vscatterpf0dps",
4976 VK16WM, vz32mem>, EVEX_V512, EVEX_CD8<32, CD8VT1>;
4978 defm VSCATTERPF0QPS: avx512_gather_scatter_prefetch<0xC7, MRM5m, "vscatterpf0qps",
4979 VK8WM, vz64mem>, EVEX_V512, EVEX_CD8<64, CD8VT1>;
4981 defm VSCATTERPF0DPD: avx512_gather_scatter_prefetch<0xC6, MRM5m, "vscatterpf0dpd",
4982 VK8WM, vy32mem>, EVEX_V512, VEX_W, EVEX_CD8<32, CD8VT1>;
4984 defm VSCATTERPF0QPD: avx512_gather_scatter_prefetch<0xC7, MRM5m, "vscatterpf0qpd",
4985 VK8WM, vz64mem>, EVEX_V512, VEX_W, EVEX_CD8<64, CD8VT1>;
4987 defm VSCATTERPF1DPS: avx512_gather_scatter_prefetch<0xC6, MRM6m, "vscatterpf1dps",
4988 VK16WM, vz32mem>, EVEX_V512, EVEX_CD8<32, CD8VT1>;
4990 defm VSCATTERPF1QPS: avx512_gather_scatter_prefetch<0xC7, MRM6m, "vscatterpf1qps",
4991 VK8WM, vz64mem>, EVEX_V512, EVEX_CD8<64, CD8VT1>;
4993 defm VSCATTERPF1DPD: avx512_gather_scatter_prefetch<0xC6, MRM6m, "vscatterpf1dpd",
4994 VK8WM, vy32mem>, EVEX_V512, VEX_W, EVEX_CD8<32, CD8VT1>;
4996 defm VSCATTERPF1QPD: avx512_gather_scatter_prefetch<0xC7, MRM6m, "vscatterpf1qpd",
4997 VK8WM, vz64mem>, EVEX_V512, VEX_W, EVEX_CD8<64, CD8VT1>;
4998 //===----------------------------------------------------------------------===//
4999 // VSHUFPS - VSHUFPD Operations
5001 multiclass avx512_shufp<RegisterClass RC, X86MemOperand x86memop,
5002 ValueType vt, string OpcodeStr, PatFrag mem_frag,
5004 def rmi : AVX512PIi8<0xC6, MRMSrcMem, (outs RC:$dst),
5005 (ins RC:$src1, x86memop:$src2, i8imm:$src3),
5006 !strconcat(OpcodeStr,
5007 "\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}"),
5008 [(set RC:$dst, (vt (X86Shufp RC:$src1, (mem_frag addr:$src2),
5009 (i8 imm:$src3))))], d, IIC_SSE_SHUFP>,
5010 EVEX_4V, Sched<[WriteShuffleLd, ReadAfterLd]>;
5011 def rri : AVX512PIi8<0xC6, MRMSrcReg, (outs RC:$dst),
5012 (ins RC:$src1, RC:$src2, i8imm:$src3),
5013 !strconcat(OpcodeStr,
5014 "\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}"),
5015 [(set RC:$dst, (vt (X86Shufp RC:$src1, RC:$src2,
5016 (i8 imm:$src3))))], d, IIC_SSE_SHUFP>,
5017 EVEX_4V, Sched<[WriteShuffle]>;
5020 defm VSHUFPSZ : avx512_shufp<VR512, f512mem, v16f32, "vshufps", memopv16f32,
5021 SSEPackedSingle>, PS, EVEX_V512, EVEX_CD8<32, CD8VF>;
5022 defm VSHUFPDZ : avx512_shufp<VR512, f512mem, v8f64, "vshufpd", memopv8f64,
5023 SSEPackedDouble>, PD, VEX_W, EVEX_V512, EVEX_CD8<64, CD8VF>;
5025 def : Pat<(v16i32 (X86Shufp VR512:$src1, VR512:$src2, (i8 imm:$imm))),
5026 (VSHUFPSZrri VR512:$src1, VR512:$src2, imm:$imm)>;
5027 def : Pat<(v16i32 (X86Shufp VR512:$src1,
5028 (memopv16i32 addr:$src2), (i8 imm:$imm))),
5029 (VSHUFPSZrmi VR512:$src1, addr:$src2, imm:$imm)>;
5031 def : Pat<(v8i64 (X86Shufp VR512:$src1, VR512:$src2, (i8 imm:$imm))),
5032 (VSHUFPDZrri VR512:$src1, VR512:$src2, imm:$imm)>;
5033 def : Pat<(v8i64 (X86Shufp VR512:$src1,
5034 (memopv8i64 addr:$src2), (i8 imm:$imm))),
5035 (VSHUFPDZrmi VR512:$src1, addr:$src2, imm:$imm)>;
5037 multiclass avx512_valign<X86VectorVTInfo _> {
5038 defm rri : AVX512_maskable<0x03, MRMSrcReg, _, (outs _.RC:$dst),
5039 (ins _.RC:$src1, _.RC:$src2, i8imm:$src3),
5041 "$src3, $src2, $src1", "$src1, $src2, $src3",
5042 (_.VT (X86VAlign _.RC:$src2, _.RC:$src1,
5044 AVX512AIi8Base, EVEX_4V;
5046 // Also match valign of packed floats.
5047 def : Pat<(_.FloatVT (X86VAlign _.RC:$src1, _.RC:$src2, (i8 imm:$imm))),
5048 (!cast<Instruction>(NAME##rri) _.RC:$src2, _.RC:$src1, imm:$imm)>;
5051 def rmi : AVX512AIi8<0x03, MRMSrcMem, (outs _.RC:$dst),
5052 (ins _.RC:$src1, _.MemOp:$src2, i8imm:$src3),
5053 !strconcat("valign"##_.Suffix,
5054 "\t{$src3, $src2, $src1, $dst|"
5055 "$dst, $src1, $src2, $src3}"),
5058 defm VALIGND : avx512_valign<v16i32_info>, EVEX_V512, EVEX_CD8<32, CD8VF>;
5059 defm VALIGNQ : avx512_valign<v8i64_info>, VEX_W, EVEX_V512, EVEX_CD8<64, CD8VF>;
5061 // Helper fragments to match sext vXi1 to vXiY.
5062 def v16i1sextv16i32 : PatLeaf<(v16i32 (X86vsrai VR512:$src, (i8 31)))>;
5063 def v8i1sextv8i64 : PatLeaf<(v8i64 (X86vsrai VR512:$src, (i8 63)))>;
5065 multiclass avx512_vpabs<bits<8> opc, string OpcodeStr, ValueType OpVT,
5066 RegisterClass KRC, RegisterClass RC,
5067 X86MemOperand x86memop, X86MemOperand x86scalar_mop,
5069 def rr : AVX5128I<opc, MRMSrcReg, (outs RC:$dst), (ins RC:$src),
5070 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
5072 def rrk : AVX5128I<opc, MRMSrcReg, (outs RC:$dst), (ins KRC:$mask, RC:$src),
5073 !strconcat(OpcodeStr, "\t{$src, $dst {${mask}}|$dst {${mask}}, $src}"),
5075 def rrkz : AVX5128I<opc, MRMSrcReg, (outs RC:$dst), (ins KRC:$mask, RC:$src),
5076 !strconcat(OpcodeStr,
5077 "\t{$src, $dst {${mask}} {z}|$dst {${mask}} {z}, $src}"),
5079 let mayLoad = 1 in {
5080 def rm : AVX5128I<opc, MRMSrcMem, (outs VR512:$dst),
5081 (ins x86memop:$src),
5082 !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
5084 def rmk : AVX5128I<opc, MRMSrcMem, (outs VR512:$dst),
5085 (ins KRC:$mask, x86memop:$src),
5086 !strconcat(OpcodeStr,
5087 "\t{$src, $dst {${mask}}|$dst {${mask}}, $src}"),
5089 def rmkz : AVX5128I<opc, MRMSrcMem, (outs VR512:$dst),
5090 (ins KRC:$mask, x86memop:$src),
5091 !strconcat(OpcodeStr,
5092 "\t{$src, $dst {${mask}} {z}|$dst {${mask}} {z}, $src}"),
5094 def rmb : AVX5128I<opc, MRMSrcMem, (outs VR512:$dst),
5095 (ins x86scalar_mop:$src),
5096 !strconcat(OpcodeStr, "\t{${src}", BrdcstStr,
5097 ", $dst|$dst, ${src}", BrdcstStr, "}"),
5099 def rmbk : AVX5128I<opc, MRMSrcMem, (outs VR512:$dst),
5100 (ins KRC:$mask, x86scalar_mop:$src),
5101 !strconcat(OpcodeStr, "\t{${src}", BrdcstStr,
5102 ", $dst {${mask}}|$dst {${mask}}, ${src}", BrdcstStr, "}"),
5103 []>, EVEX, EVEX_B, EVEX_K;
5104 def rmbkz : AVX5128I<opc, MRMSrcMem, (outs VR512:$dst),
5105 (ins KRC:$mask, x86scalar_mop:$src),
5106 !strconcat(OpcodeStr, "\t{${src}", BrdcstStr,
5107 ", $dst {${mask}} {z}|$dst {${mask}} {z}, ${src}",
5109 []>, EVEX, EVEX_B, EVEX_KZ;
5113 defm VPABSDZ : avx512_vpabs<0x1E, "vpabsd", v16i32, VK16WM, VR512,
5114 i512mem, i32mem, "{1to16}">, EVEX_V512,
5115 EVEX_CD8<32, CD8VF>;
5116 defm VPABSQZ : avx512_vpabs<0x1F, "vpabsq", v8i64, VK8WM, VR512,
5117 i512mem, i64mem, "{1to8}">, EVEX_V512, VEX_W,
5118 EVEX_CD8<64, CD8VF>;
5121 (bc_v16i32 (v16i1sextv16i32)),
5122 (bc_v16i32 (add (v16i32 VR512:$src), (v16i1sextv16i32)))),
5123 (VPABSDZrr VR512:$src)>;
5125 (bc_v8i64 (v8i1sextv8i64)),
5126 (bc_v8i64 (add (v8i64 VR512:$src), (v8i1sextv8i64)))),
5127 (VPABSQZrr VR512:$src)>;
5129 def : Pat<(v16i32 (int_x86_avx512_mask_pabs_d_512 (v16i32 VR512:$src),
5130 (v16i32 immAllZerosV), (i16 -1))),
5131 (VPABSDZrr VR512:$src)>;
5132 def : Pat<(v8i64 (int_x86_avx512_mask_pabs_q_512 (v8i64 VR512:$src),
5133 (bc_v8i64 (v16i32 immAllZerosV)), (i8 -1))),
5134 (VPABSQZrr VR512:$src)>;
5136 multiclass avx512_conflict<bits<8> opc, string OpcodeStr,
5137 RegisterClass RC, RegisterClass KRC,
5138 X86MemOperand x86memop,
5139 X86MemOperand x86scalar_mop, string BrdcstStr> {
5140 def rr : AVX5128I<opc, MRMSrcReg, (outs RC:$dst),
5142 !strconcat(OpcodeStr, "\t{$src, ${dst} |${dst}, $src}"),
5144 def rm : AVX5128I<opc, MRMSrcMem, (outs RC:$dst),
5145 (ins x86memop:$src),
5146 !strconcat(OpcodeStr, "\t{$src, ${dst}|${dst}, $src}"),
5148 def rmb : AVX5128I<opc, MRMSrcMem, (outs RC:$dst),
5149 (ins x86scalar_mop:$src),
5150 !strconcat(OpcodeStr, "\t{${src}", BrdcstStr,
5151 ", ${dst}|${dst}, ${src}", BrdcstStr, "}"),
5153 def rrkz : AVX5128I<opc, MRMSrcReg, (outs RC:$dst),
5154 (ins KRC:$mask, RC:$src),
5155 !strconcat(OpcodeStr,
5156 "\t{$src, ${dst} {${mask}} {z}|${dst} {${mask}} {z}, $src}"),
5158 def rmkz : AVX5128I<opc, MRMSrcMem, (outs RC:$dst),
5159 (ins KRC:$mask, x86memop:$src),
5160 !strconcat(OpcodeStr,
5161 "\t{$src, ${dst} {${mask}} {z}|${dst} {${mask}} {z}, $src}"),
5163 def rmbkz : AVX5128I<opc, MRMSrcMem, (outs RC:$dst),
5164 (ins KRC:$mask, x86scalar_mop:$src),
5165 !strconcat(OpcodeStr, "\t{${src}", BrdcstStr,
5166 ", ${dst} {${mask}} {z}|${dst} {${mask}} {z}, ${src}",
5168 []>, EVEX, EVEX_KZ, EVEX_B;
5170 let Constraints = "$src1 = $dst" in {
5171 def rrk : AVX5128I<opc, MRMSrcReg, (outs RC:$dst),
5172 (ins RC:$src1, KRC:$mask, RC:$src2),
5173 !strconcat(OpcodeStr,
5174 "\t{$src2, ${dst} {${mask}}|${dst} {${mask}}, $src2}"),
5176 def rmk : AVX5128I<opc, MRMSrcMem, (outs RC:$dst),
5177 (ins RC:$src1, KRC:$mask, x86memop:$src2),
5178 !strconcat(OpcodeStr,
5179 "\t{$src2, ${dst} {${mask}}|${dst} {${mask}}, $src2}"),
5181 def rmbk : AVX5128I<opc, MRMSrcMem, (outs RC:$dst),
5182 (ins RC:$src1, KRC:$mask, x86scalar_mop:$src2),
5183 !strconcat(OpcodeStr, "\t{${src2}", BrdcstStr,
5184 ", ${dst} {${mask}}|${dst} {${mask}}, ${src2}", BrdcstStr, "}"),
5185 []>, EVEX, EVEX_K, EVEX_B;
5189 let Predicates = [HasCDI] in {
5190 defm VPCONFLICTD : avx512_conflict<0xC4, "vpconflictd", VR512, VK16WM,
5191 i512mem, i32mem, "{1to16}">,
5192 EVEX_V512, EVEX_CD8<32, CD8VF>;
5195 defm VPCONFLICTQ : avx512_conflict<0xC4, "vpconflictq", VR512, VK8WM,
5196 i512mem, i64mem, "{1to8}">,
5197 EVEX_V512, VEX_W, EVEX_CD8<64, CD8VF>;
5201 def : Pat<(int_x86_avx512_mask_conflict_d_512 VR512:$src2, VR512:$src1,
5203 (VPCONFLICTDrrk VR512:$src1,
5204 (v16i1 (COPY_TO_REGCLASS GR16:$mask, VK16WM)), VR512:$src2)>;
5206 def : Pat<(int_x86_avx512_mask_conflict_q_512 VR512:$src2, VR512:$src1,
5208 (VPCONFLICTQrrk VR512:$src1,
5209 (v8i1 (COPY_TO_REGCLASS GR8:$mask, VK8WM)), VR512:$src2)>;
5211 let Predicates = [HasCDI] in {
5212 defm VPLZCNTD : avx512_conflict<0x44, "vplzcntd", VR512, VK16WM,
5213 i512mem, i32mem, "{1to16}">,
5214 EVEX_V512, EVEX_CD8<32, CD8VF>;
5217 defm VPLZCNTQ : avx512_conflict<0x44, "vplzcntq", VR512, VK8WM,
5218 i512mem, i64mem, "{1to8}">,
5219 EVEX_V512, VEX_W, EVEX_CD8<64, CD8VF>;
5223 def : Pat<(int_x86_avx512_mask_lzcnt_d_512 VR512:$src2, VR512:$src1,
5225 (VPLZCNTDrrk VR512:$src1,
5226 (v16i1 (COPY_TO_REGCLASS GR16:$mask, VK16WM)), VR512:$src2)>;
5228 def : Pat<(int_x86_avx512_mask_lzcnt_q_512 VR512:$src2, VR512:$src1,
5230 (VPLZCNTQrrk VR512:$src1,
5231 (v8i1 (COPY_TO_REGCLASS GR8:$mask, VK8WM)), VR512:$src2)>;
5233 def : Pat<(v16i32 (ctlz (memopv16i32 addr:$src))),
5234 (VPLZCNTDrm addr:$src)>;
5235 def : Pat<(v16i32 (ctlz (v16i32 VR512:$src))),
5236 (VPLZCNTDrr VR512:$src)>;
5237 def : Pat<(v8i64 (ctlz (memopv8i64 addr:$src))),
5238 (VPLZCNTQrm addr:$src)>;
5239 def : Pat<(v8i64 (ctlz (v8i64 VR512:$src))),
5240 (VPLZCNTQrr VR512:$src)>;
5242 def : Pat<(store (i1 -1), addr:$dst), (MOV8mi addr:$dst, (i8 1))>;
5243 def : Pat<(store (i1 1), addr:$dst), (MOV8mi addr:$dst, (i8 1))>;
5244 def : Pat<(store (i1 0), addr:$dst), (MOV8mi addr:$dst, (i8 0))>;
5246 def : Pat<(store VK1:$src, addr:$dst),
5247 (KMOVWmk addr:$dst, (COPY_TO_REGCLASS VK1:$src, VK16))>;
5249 def truncstorei1 : PatFrag<(ops node:$val, node:$ptr),
5250 (truncstore node:$val, node:$ptr), [{
5251 return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i1;
5254 def : Pat<(truncstorei1 GR8:$src, addr:$dst),
5255 (MOV8mr addr:$dst, GR8:$src)>;
5257 multiclass cvt_by_vec_width<bits<8> opc, X86VectorVTInfo Vec, string OpcodeStr > {
5258 def rr : AVX512XS8I<opc, MRMDestReg, (outs Vec.RC:$dst), (ins Vec.KRC:$src),
5259 !strconcat(OpcodeStr##Vec.Suffix, "\t{$src, $dst|$dst, $src}"),
5260 [(set Vec.RC:$dst, (Vec.VT (X86vsext Vec.KRC:$src)))]>, EVEX;
5263 multiclass cvt_mask_by_elt_width<bits<8> opc, AVX512VLVectorVTInfo VTInfo,
5264 string OpcodeStr, Predicate prd> {
5265 let Predicates = [prd] in
5266 defm Z : cvt_by_vec_width<opc, VTInfo.info512, OpcodeStr>, EVEX_V512;
5268 let Predicates = [prd, HasVLX] in {
5269 defm Z256 : cvt_by_vec_width<opc, VTInfo.info256, OpcodeStr>, EVEX_V256;
5270 defm Z128 : cvt_by_vec_width<opc, VTInfo.info128, OpcodeStr>, EVEX_V128;
5274 multiclass avx512_convert_mask_to_vector<string OpcodeStr> {
5275 defm NAME##B : cvt_mask_by_elt_width<0x28, avx512vl_i8_info, OpcodeStr,
5277 defm NAME##W : cvt_mask_by_elt_width<0x28, avx512vl_i16_info, OpcodeStr,
5279 defm NAME##D : cvt_mask_by_elt_width<0x38, avx512vl_i32_info, OpcodeStr,
5281 defm NAME##Q : cvt_mask_by_elt_width<0x38, avx512vl_i64_info, OpcodeStr,
5285 defm VPMOVM2 : avx512_convert_mask_to_vector<"vpmovm2">;
5287 //===----------------------------------------------------------------------===//
5288 // AVX-512 - COMPRESS and EXPAND
5290 multiclass compress_by_vec_width<bits<8> opc, X86VectorVTInfo _,
5292 def rrkz : AVX5128I<opc, MRMDestReg, (outs _.RC:$dst),
5293 (ins _.KRCWM:$mask, _.RC:$src),
5294 OpcodeStr # "\t{$src, $dst {${mask}} {z}|$dst {${mask}} {z}, $src}",
5295 [(set _.RC:$dst, (_.VT (X86compress _.KRCWM:$mask, _.RC:$src,
5296 _.ImmAllZerosV)))]>, EVEX_KZ;
5298 let Constraints = "$src0 = $dst" in
5299 def rrk : AVX5128I<opc, MRMDestReg, (outs _.RC:$dst),
5300 (ins _.RC:$src0, _.KRCWM:$mask, _.RC:$src),
5301 OpcodeStr # "\t{$src, $dst {${mask}} |$dst {${mask}}, $src}",
5302 [(set _.RC:$dst, (_.VT (X86compress _.KRCWM:$mask, _.RC:$src,
5303 _.RC:$src0)))]>, EVEX_K;
5305 let mayStore = 1 in {
5306 def mrk : AVX5128I<opc, MRMDestMem, (outs),
5307 (ins _.MemOp:$dst, _.KRCWM:$mask, _.RC:$src),
5308 OpcodeStr # "\t{$src, $dst {${mask}} |$dst {${mask}}, $src}",
5309 [(store (_.VT (X86compress _.KRCWM:$mask, _.RC:$src, undef)),
5311 EVEX_K, EVEX_CD8<_.EltSize, CD8VT1>;
5315 multiclass compress_by_elt_width<bits<8> opc, string OpcodeStr,
5316 AVX512VLVectorVTInfo VTInfo> {
5317 defm Z : compress_by_vec_width<opc, VTInfo.info512, OpcodeStr>, EVEX_V512;
5319 let Predicates = [HasVLX] in {
5320 defm Z256 : compress_by_vec_width<opc, VTInfo.info256, OpcodeStr>, EVEX_V256;
5321 defm Z128 : compress_by_vec_width<opc, VTInfo.info128, OpcodeStr>, EVEX_V128;
5325 defm VPCOMPRESSD : compress_by_elt_width <0x8B, "vpcompressd", avx512vl_i32_info>,
5327 defm VPCOMPRESSQ : compress_by_elt_width <0x8B, "vpcompressq", avx512vl_i64_info>,
5329 defm VCOMPRESSPS : compress_by_elt_width <0x8A, "vcompressps", avx512vl_f32_info>,
5331 defm VCOMPRESSPD : compress_by_elt_width <0x8A, "vcompresspd", avx512vl_f64_info>,
5335 multiclass expand_by_vec_width<bits<8> opc, X86VectorVTInfo _,
5337 def rrkz : AVX5128I<opc, MRMSrcReg, (outs _.RC:$dst),
5338 (ins _.KRCWM:$mask, _.RC:$src),
5339 OpcodeStr # "\t{$src, $dst {${mask}} {z}|$dst {${mask}} {z}, $src}",
5340 [(set _.RC:$dst, (_.VT (X86expand _.KRCWM:$mask, (_.VT _.RC:$src),
5341 _.ImmAllZerosV)))]>, EVEX_KZ;
5343 let Constraints = "$src0 = $dst" in
5344 def rrk : AVX5128I<opc, MRMSrcReg, (outs _.RC:$dst),
5345 (ins _.RC:$src0, _.KRCWM:$mask, _.RC:$src),
5346 OpcodeStr # "\t{$src, $dst {${mask}} |$dst {${mask}}, $src}",
5347 [(set _.RC:$dst, (_.VT (X86expand _.KRCWM:$mask,
5348 (_.VT _.RC:$src), _.RC:$src0)))]>, EVEX_K;
5350 let mayLoad = 1, Constraints = "$src0 = $dst" in
5351 def rmk : AVX5128I<opc, MRMSrcMem, (outs _.RC:$dst),
5352 (ins _.RC:$src0, _.KRCWM:$mask, _.MemOp:$src),
5353 OpcodeStr # "\t{$src, $dst {${mask}} |$dst {${mask}}, $src}",
5354 [(set _.RC:$dst, (_.VT (X86expand _.KRCWM:$mask,
5356 (_.LdFrag addr:$src))),
5358 EVEX_K, EVEX_CD8<_.EltSize, CD8VT1>;
5361 def rmkz : AVX5128I<opc, MRMSrcMem, (outs _.RC:$dst),
5362 (ins _.KRCWM:$mask, _.MemOp:$src),
5363 OpcodeStr # "\t{$src, $dst {${mask}} {z}|$dst {${mask}} {z}, $src}",
5364 [(set _.RC:$dst, (_.VT (X86expand _.KRCWM:$mask,
5365 (_.VT (bitconvert (_.LdFrag addr:$src))),
5366 _.ImmAllZerosV)))]>,
5367 EVEX_KZ, EVEX_CD8<_.EltSize, CD8VT1>;
5371 multiclass expand_by_elt_width<bits<8> opc, string OpcodeStr,
5372 AVX512VLVectorVTInfo VTInfo> {
5373 defm Z : expand_by_vec_width<opc, VTInfo.info512, OpcodeStr>, EVEX_V512;
5375 let Predicates = [HasVLX] in {
5376 defm Z256 : expand_by_vec_width<opc, VTInfo.info256, OpcodeStr>, EVEX_V256;
5377 defm Z128 : expand_by_vec_width<opc, VTInfo.info128, OpcodeStr>, EVEX_V128;
5381 defm VPEXPANDD : expand_by_elt_width <0x89, "vpexpandd", avx512vl_i32_info>,
5383 defm VPEXPANDQ : expand_by_elt_width <0x89, "vpexpandq", avx512vl_i64_info>,
5385 defm VEXPANDPS : expand_by_elt_width <0x88, "vexpandps", avx512vl_f32_info>,
5387 defm VEXPANDPD : expand_by_elt_width <0x88, "vexpandpd", avx512vl_f64_info>,