1 //===-- SystemZMCTargetDesc.h - SystemZ target descriptions -----*- C++ -*-===//
3 // The LLVM Compiler Infrastructure
5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details.
8 //===----------------------------------------------------------------------===//
10 #ifndef LLVM_LIB_TARGET_SYSTEMZ_MCTARGETDESC_SYSTEMZMCTARGETDESC_H
11 #define LLVM_LIB_TARGET_SYSTEMZ_MCTARGETDESC_SYSTEMZMCTARGETDESC_H
13 #include "llvm/Support/DataTypes.h"
23 class MCSubtargetInfo;
27 class raw_pwrite_stream;
30 extern Target TheSystemZTarget;
33 // How many bytes are in the ABI-defined, caller-allocated part of
35 const int64_t CallFrameSize = 160;
37 // The offset of the DWARF CFA from the incoming stack pointer.
38 const int64_t CFAOffsetFromInitialSP = CallFrameSize;
40 // Maps of asm register numbers to LLVM register numbers, with 0 indicating
41 // an invalid register. In principle we could use 32-bit and 64-bit register
42 // classes directly, provided that we relegated the GPR allocation order
43 // in SystemZRegisterInfo.td to an AltOrder and left the default order
44 // as %r0-%r15. It seems better to provide the same interface for
45 // all classes though.
46 extern const unsigned GR32Regs[16];
47 extern const unsigned GRH32Regs[16];
48 extern const unsigned GR64Regs[16];
49 extern const unsigned GR128Regs[16];
50 extern const unsigned FP32Regs[16];
51 extern const unsigned FP64Regs[16];
52 extern const unsigned FP128Regs[16];
53 extern const unsigned VR32Regs[32];
54 extern const unsigned VR64Regs[32];
55 extern const unsigned VR128Regs[32];
57 // Return the 0-based number of the first architectural register that
58 // contains the given LLVM register. E.g. R1D -> 1.
59 unsigned getFirstReg(unsigned Reg);
61 // Return the given register as a GR64.
62 inline unsigned getRegAsGR64(unsigned Reg) {
63 return GR64Regs[getFirstReg(Reg)];
66 // Return the given register as a low GR32.
67 inline unsigned getRegAsGR32(unsigned Reg) {
68 return GR32Regs[getFirstReg(Reg)];
71 // Return the given register as a high GR32.
72 inline unsigned getRegAsGRH32(unsigned Reg) {
73 return GRH32Regs[getFirstReg(Reg)];
76 // Return the given register as a VR128.
77 inline unsigned getRegAsVR128(unsigned Reg) {
78 return VR128Regs[getFirstReg(Reg)];
80 } // end namespace SystemZMC
82 MCCodeEmitter *createSystemZMCCodeEmitter(const MCInstrInfo &MCII,
83 const MCRegisterInfo &MRI,
86 MCAsmBackend *createSystemZMCAsmBackend(const Target &T,
87 const MCRegisterInfo &MRI,
88 const Triple &TT, StringRef CPU);
90 MCObjectWriter *createSystemZObjectWriter(raw_pwrite_stream &OS, uint8_t OSABI);
91 } // end namespace llvm
93 // Defines symbolic names for SystemZ registers.
94 // This defines a mapping from register name to register number.
95 #define GET_REGINFO_ENUM
96 #include "SystemZGenRegisterInfo.inc"
98 // Defines symbolic names for the SystemZ instructions.
99 #define GET_INSTRINFO_ENUM
100 #include "SystemZGenInstrInfo.inc"
102 #define GET_SUBTARGETINFO_ENUM
103 #include "SystemZGenSubtargetInfo.inc"