[ARM64] Shifted register ALU ops are reserved if sf=0 and imm6<5>=1, and also (for...
-rw-r--r-- 74 .arcconfig
-rw-r--r-- 20 .clang-format
-rw-r--r-- 1702 .gitignore
-rw-r--r-- 20211 CMakeLists.txt
-rw-r--r-- 3341 CODE_OWNERS.TXT
-rw-r--r-- 10391 CREDITS.TXT
-rw-r--r-- 3281 LICENSE.TXT
-rw-r--r-- 744 LLVMBuild.txt
-rw-r--r-- 8874 Makefile
-rw-r--r-- 2599 Makefile.common
-rw-r--r-- 12969 Makefile.config.in
-rw-r--r-- 72805 Makefile.rules
-rw-r--r-- 688 README.txt
drwxr-xr-x - autoconf
drwxr-xr-x - bindings
drwxr-xr-x - cmake
-rwxr-xr-x 596731 configure
drwxr-xr-x - docs
drwxr-xr-x - examples
drwxr-xr-x - include
drwxr-xr-x - lib
-rw-r--r-- 1865 llvm.spec.in
drwxr-xr-x - projects
drwxr-xr-x - test
drwxr-xr-x - tools
drwxr-xr-x - unittests
drwxr-xr-x - utils