From 70e1c7be4416f3db4a0ca9688879203428e67ac1 Mon Sep 17 00:00:00 2001 From: Colin LeMahieu Date: Thu, 3 Dec 2015 21:44:28 +0000 Subject: [PATCH] [Hexagon] Adding shuffling resources for HVX instructions and tests for instruction encodings. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@254652 91177308-0d34-0410-b5e6-96231b3b80d8 --- .../Hexagon/MCTargetDesc/HexagonShuffler.cpp | 88 +++- .../Hexagon/MCTargetDesc/HexagonShuffler.h | 50 ++- test/MC/Hexagon/test.s | 4 + test/MC/Hexagon/v60-alu.s | 312 +++++++++++++ test/MC/Hexagon/v60-permute.s | 51 +++ test/MC/Hexagon/v60-shift.s | 39 ++ test/MC/Hexagon/v60-vcmp.s | 84 ++++ test/MC/Hexagon/v60-vmem.s | 424 ++++++++++++++++++ test/MC/Hexagon/v60-vmpy-acc.s | 123 +++++ test/MC/Hexagon/v60-vmpy1.s | 138 ++++++ test/MC/Hexagon/v60lookup.s | 14 + 11 files changed, 1320 insertions(+), 7 deletions(-) create mode 100644 test/MC/Hexagon/test.s create mode 100644 test/MC/Hexagon/v60-alu.s create mode 100644 test/MC/Hexagon/v60-permute.s create mode 100644 test/MC/Hexagon/v60-shift.s create mode 100644 test/MC/Hexagon/v60-vcmp.s create mode 100644 test/MC/Hexagon/v60-vmem.s create mode 100644 test/MC/Hexagon/v60-vmpy-acc.s create mode 100644 test/MC/Hexagon/v60-vmpy1.s create mode 100644 test/MC/Hexagon/v60lookup.s diff --git a/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.cpp b/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.cpp index 45e1909ede5..6ceb848ba20 100644 --- a/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.cpp +++ b/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.cpp @@ -95,6 +95,60 @@ unsigned HexagonResource::setWeight(unsigned s) { return (Weight); } +HexagonCVIResource::TypeUnitsAndLanes *HexagonCVIResource::TUL; + +bool HexagonCVIResource::SetUp = HexagonCVIResource::setup(); + +bool HexagonCVIResource::setup() { + assert(!TUL); + TUL = new (TypeUnitsAndLanes); + + (*TUL)[HexagonII::TypeCVI_VA] = + UnitsAndLanes(CVI_XLANE | CVI_SHIFT | CVI_MPY0 | CVI_MPY1, 1); + (*TUL)[HexagonII::TypeCVI_VA_DV] = UnitsAndLanes(CVI_XLANE | CVI_MPY0, 2); + (*TUL)[HexagonII::TypeCVI_VX] = UnitsAndLanes(CVI_MPY0 | CVI_MPY1, 1); + (*TUL)[HexagonII::TypeCVI_VX_DV] = UnitsAndLanes(CVI_MPY0, 2); + (*TUL)[HexagonII::TypeCVI_VP] = UnitsAndLanes(CVI_XLANE, 1); + (*TUL)[HexagonII::TypeCVI_VP_VS] = UnitsAndLanes(CVI_XLANE, 2); + (*TUL)[HexagonII::TypeCVI_VS] = UnitsAndLanes(CVI_SHIFT, 1); + (*TUL)[HexagonII::TypeCVI_VINLANESAT] = UnitsAndLanes(CVI_SHIFT, 1); + (*TUL)[HexagonII::TypeCVI_VM_LD] = + UnitsAndLanes(CVI_XLANE | CVI_SHIFT | CVI_MPY0 | CVI_MPY1, 1); + (*TUL)[HexagonII::TypeCVI_VM_TMP_LD] = UnitsAndLanes(CVI_NONE, 0); + (*TUL)[HexagonII::TypeCVI_VM_CUR_LD] = + UnitsAndLanes(CVI_XLANE | CVI_SHIFT | CVI_MPY0 | CVI_MPY1, 1); + (*TUL)[HexagonII::TypeCVI_VM_VP_LDU] = UnitsAndLanes(CVI_XLANE, 1); + (*TUL)[HexagonII::TypeCVI_VM_ST] = + UnitsAndLanes(CVI_XLANE | CVI_SHIFT | CVI_MPY0 | CVI_MPY1, 1); + (*TUL)[HexagonII::TypeCVI_VM_NEW_ST] = UnitsAndLanes(CVI_NONE, 0); + (*TUL)[HexagonII::TypeCVI_VM_STU] = UnitsAndLanes(CVI_XLANE, 1); + (*TUL)[HexagonII::TypeCVI_HIST] = UnitsAndLanes(CVI_XLANE, 4); + + return true; +} + +HexagonCVIResource::HexagonCVIResource(MCInstrInfo const &MCII, unsigned s, + MCInst const *id) + : HexagonResource(s) { + unsigned T = HexagonMCInstrInfo::getType(MCII, *id); + + if (TUL->count(T)) { + // For an HVX insn. + Valid = true; + setUnits((*TUL)[T].first); + setLanes((*TUL)[T].second); + setLoad(HexagonMCInstrInfo::getDesc(MCII, *id).mayLoad()); + setStore(HexagonMCInstrInfo::getDesc(MCII, *id).mayStore()); + } else { + // For core insns. + Valid = false; + setUnits(0); + setLanes(0); + setLoad(false); + setStore(false); + } +} + HexagonShuffler::HexagonShuffler(MCInstrInfo const &MCII, MCSubtargetInfo const &STI) : MCII(MCII), STI(STI) { @@ -109,7 +163,7 @@ void HexagonShuffler::reset() { void HexagonShuffler::append(MCInst const *ID, MCInst const *Extender, unsigned S, bool X) { - HexagonInstr PI(ID, Extender, S, X); + HexagonInstr PI(MCII, ID, Extender, S, X); Packet.push_back(PI); } @@ -128,6 +182,8 @@ bool HexagonShuffler::check() { // Number of memory operations, loads, solo loads, stores, solo stores, single // stores. unsigned memory = 0, loads = 0, load0 = 0, stores = 0, store0 = 0, store1 = 0; + // Number of HVX loads, HVX stores. + unsigned CVIloads = 0, CVIstores = 0; // Number of duplex insns, solo insns. unsigned duplex = 0, solo = 0; // Number of insns restricting other insns in the packet to A and X types, @@ -170,6 +226,12 @@ bool HexagonShuffler::check() { case HexagonII::TypeJ: ++jumps; break; + case HexagonII::TypeCVI_VM_VP_LDU: + ++onlyNo1; + case HexagonII::TypeCVI_VM_LD: + case HexagonII::TypeCVI_VM_TMP_LD: + case HexagonII::TypeCVI_VM_CUR_LD: + ++CVIloads; case HexagonII::TypeLD: ++loads; ++memory; @@ -178,6 +240,11 @@ bool HexagonShuffler::check() { if (HexagonMCInstrInfo::getDesc(MCII, *ID).isReturn()) ++jumps, ++jump1; // DEALLOC_RETURN is of type LD. break; + case HexagonII::TypeCVI_VM_STU: + ++onlyNo1; + case HexagonII::TypeCVI_VM_ST: + case HexagonII::TypeCVI_VM_NEW_ST: + ++CVIstores; case HexagonII::TypeST: ++stores; ++memory; @@ -205,9 +272,9 @@ bool HexagonShuffler::check() { } // Check if the packet is legal. - if ((load0 > 1 || store0 > 1) || (duplex > 1 || (duplex && memory)) || - (solo && size() > 1) || (onlyAX && neitherAnorX > 1) || - (onlyAX && xtypeFloat)) { + if ((load0 > 1 || store0 > 1 || CVIloads > 1 || CVIstores > 1) || + (duplex > 1 || (duplex && memory)) || (solo && size() > 1) || + (onlyAX && neitherAnorX > 1) || (onlyAX && xtypeFloat)) { Error = SHUFFLE_ERROR_INVALID; return false; } @@ -338,6 +405,19 @@ bool HexagonShuffler::check() { return false; } } + // Verify the CVI slot subscriptions. + { + HexagonUnitAuction AuctionCVI; + + std::sort(begin(), end(), HexagonInstr::lessCVI); + + for (iterator I = begin(); I != end(); ++I) + for (unsigned i = 0; i < I->CVI.getLanes(); ++i) // TODO: I->CVI.isValid? + if (!AuctionCVI.bid(I->CVI.getUnits() << i)) { + Error = SHUFFLE_ERROR_SLOTS; + return false; + } + } Error = SHUFFLE_SUCCESS; return true; diff --git a/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.h b/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.h index 6355c3275a3..174f10fb258 100644 --- a/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.h +++ b/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.h @@ -51,6 +51,44 @@ public: }; }; +// HVX insn resources. +class HexagonCVIResource : public HexagonResource { + typedef std::pair UnitsAndLanes; + typedef llvm::DenseMap TypeUnitsAndLanes; + + // Available HVX slots. + enum { + CVI_NONE = 0, + CVI_XLANE = 1 << 0, + CVI_SHIFT = 1 << 1, + CVI_MPY0 = 1 << 2, + CVI_MPY1 = 1 << 3 + }; + + static bool SetUp; + static bool setup(); + static TypeUnitsAndLanes *TUL; + + // Count of adjacent slots that the insn requires to be executed. + unsigned Lanes; + // Flag whether the insn is a load or a store. + bool Load, Store; + // Flag whether the HVX resources are valid. + bool Valid; + + void setLanes(unsigned l) { Lanes = l; }; + void setLoad(bool f = true) { Load = f; }; + void setStore(bool f = true) { Store = f; }; + +public: + HexagonCVIResource(MCInstrInfo const &MCII, unsigned s, MCInst const *id); + + bool isValid() const { return (Valid); }; + unsigned getLanes() const { return (Lanes); }; + bool mayLoad() const { return (Load); }; + bool mayStore() const { return (Store); }; +}; + // Handle to an insn used by the shuffling algorithm. class HexagonInstr { friend class HexagonShuffler; @@ -58,12 +96,14 @@ class HexagonInstr { MCInst const *ID; MCInst const *Extender; HexagonResource Core; + HexagonCVIResource CVI; bool SoloException; public: - HexagonInstr(MCInst const *id, MCInst const *Extender, unsigned s, - bool x = false) - : ID(id), Extender(Extender), Core(s), SoloException(x){}; + HexagonInstr(MCInstrInfo const &MCII, MCInst const *id, + MCInst const *Extender, unsigned s, bool x = false) + : ID(id), Extender(Extender), Core(s), CVI(MCII, s, id), + SoloException(x){}; MCInst const *getDesc() const { return (ID); }; @@ -79,6 +119,10 @@ public: static bool lessCore(const HexagonInstr &A, const HexagonInstr &B) { return (HexagonResource::lessUnits(A.Core, B.Core)); }; + // Check if the handles are in ascending order by HVX slots. + static bool lessCVI(const HexagonInstr &A, const HexagonInstr &B) { + return (HexagonResource::lessUnits(A.CVI, B.CVI)); + }; }; // Bundle shuffler. diff --git a/test/MC/Hexagon/test.s b/test/MC/Hexagon/test.s new file mode 100644 index 00000000000..e60578e6593 --- /dev/null +++ b/test/MC/Hexagon/test.s @@ -0,0 +1,4 @@ +#RUN: llvm-mc -filetype=obj -triple=hexagon -mcpu=hexagonv60 %s + +{ vmem (r0 + #0) = v0 + r0 = memw(r0) } \ No newline at end of file diff --git a/test/MC/Hexagon/v60-alu.s b/test/MC/Hexagon/v60-alu.s new file mode 100644 index 00000000000..1583c3da2cb --- /dev/null +++ b/test/MC/Hexagon/v60-alu.s @@ -0,0 +1,312 @@ +#RUN: llvm-mc -triple=hexagon -mcpu=hexagonv60 -filetype=obj %s | \ +#RUN: llvm-objdump -triple=hexagon -mcpu=hexagonv60 -d - | \ +#RUN: FileCheck %s + +#CHECK: 1ce2cbd7 { v23.w = vavg(v11.w,{{ *}}v2.w):rnd } +v23.w=vavg(v11.w,v2.w):rnd + +#CHECK: 1cf4d323 { v3.h = vnavg(v19.h,{{ *}}v20.h) } +v3.h=vnavg(v19.h,v20.h) + +#CHECK: 1cffce9a { v26.uh = vavg(v14.uh,{{ *}}v31.uh):rnd } +v26.uh=vavg(v14.uh,v31.uh):rnd + +#CHECK: 1ce5cba1 { v1.h = vavg(v11.h,{{ *}}v5.h):rnd } +v1.h=vavg(v11.h,v5.h):rnd + +#CHECK: 1cc0d012 { v18.ub = vabsdiff(v16.ub,{{ *}}v0.ub) } +v18.ub=vabsdiff(v16.ub,v0.ub) + +#CHECK: 1cc2de29 { v9.uh = vabsdiff(v30.h,{{ *}}v2.h) } +v9.uh=vabsdiff(v30.h,v2.h) + +#CHECK: 1ce9ca06 { v6.b = vnavg(v10.ub,{{ *}}v9.ub) } +v6.b=vnavg(v10.ub,v9.ub) + +#CHECK: 1caacf90 { v17:16.w = vadd(v15.h,{{ *}}v10.h) } +v17:16.w=vadd(v15.h,v10.h) + +#CHECK: 1cb4cabe { v31:30.h = vsub(v10.ub,{{ *}}v20.ub) } +v31:30.h=vsub(v10.ub,v20.ub) + +#CHECK: 1cb8cada { v27:26.w = vsub(v10.uh,{{ *}}v24.uh) } +v27:26.w=vsub(v10.uh,v24.uh) + +#CHECK: 1cbcdbe8 { v9:8.w = vsub(v27.h,{{ *}}v28.h) } +v9:8.w=vsub(v27.h,v28.h) + +#CHECK: 1caeca00 { v1:0.h = vsub(v11:10.h,{{ *}}v15:14.h):sat } +v1:0.h=vsub(v11:10.h,v15:14.h):sat + +#CHECK: 1ca8c43e { v31:30.w = vsub(v5:4.w,{{ *}}v9:8.w):sat } +v31:30.w=vsub(v5:4.w,v9:8.w):sat + +#CHECK: 1cbad95c { v29:28.h = vadd(v25.ub,{{ *}}v26.ub) } +v29:28.h=vadd(v25.ub,v26.ub) + +#CHECK: 1ca1dc64 { v5:4.w = vadd(v28.uh,{{ *}}v1.uh) } +v5:4.w=vadd(v28.uh,v1.uh) + +#CHECK: 1c79c350 { v16.h = vsub(v3.h,{{ *}}v25.h):sat } +v16.h=vsub(v3.h,v25.h):sat + +#CHECK: 1c7fd364 { v4.w = vsub(v19.w,{{ *}}v31.w):sat } +v4.w=vsub(v19.w,v31.w):sat + +#CHECK: 1c67d816 { v22.ub = vsub(v24.ub,{{ *}}v7.ub):sat } +v22.ub=vsub(v24.ub,v7.ub):sat + +#CHECK: 1c7ddc2f { v15.uh = vsub(v28.uh,{{ *}}v29.uh):sat } +v15.uh=vsub(v28.uh,v29.uh):sat + +#CHECK: 1c5cc6d7 { v23.h = vsub(v6.h,{{ *}}v28.h) } +v23.h=vsub(v6.h,v28.h) + +#CHECK: 1c54cae4 { v4.w = vsub(v10.w,{{ *}}v20.w) } +v4.w=vsub(v10.w,v20.w) + +#CHECK: 1c4dc78b { v11.w = vadd(v7.w,{{ *}}v13.w):sat } +v11.w=vadd(v7.w,v13.w):sat + +#CHECK: 1c48c7a4 { v4.b = vsub(v7.b,{{ *}}v8.b) } +v4.b=vsub(v7.b,v8.b) + +#CHECK: 1cdec3b0 { v16.uh = vavg(v3.uh,{{ *}}v30.uh) } +v16.uh=vavg(v3.uh,v30.uh) + +#CHECK: 1c76dc98 { v25:24.b = vadd(v29:28.b,{{ *}}v23:22.b) } +v25:24.b=vadd(v29:28.b,v23:22.b) + +#CHECK: 1c7ad4a6 { v7:6.h = vadd(v21:20.h,{{ *}}v27:26.h) } +v7:6.h=vadd(v21:20.h,v27:26.h) + +#CHECK: 1cc7c564 { v4.uw = vabsdiff(v5.w,{{ *}}v7.w) } +v4.uw=vabsdiff(v5.w,v7.w) + +#CHECK: 1cd2cdc1 { v1.h = vavg(v13.h,{{ *}}v18.h) } +v1.h=vavg(v13.h,v18.h) + +#CHECK: 1cd5d246 { v6.uh = vabsdiff(v18.uh,{{ *}}v21.uh) } +v6.uh=vabsdiff(v18.uh,v21.uh) + +#CHECK: 1cdcd987 { v7.ub = vavg(v25.ub,{{ *}}v28.ub) } +v7.ub=vavg(v25.ub,v28.ub) + +#CHECK: 1c92c6e4 { v5:4.uh = vsub(v7:6.uh,{{ *}}v19:18.uh):sat } +v5:4.uh=vsub(v7:6.uh,v19:18.uh):sat + +#CHECK: 1c86dace { v15:14.ub = vsub(v27:26.ub,{{ *}}v7:6.ub):sat } +v15:14.ub=vsub(v27:26.ub,v7:6.ub):sat + +#CHECK: 1cffc07c { v28.ub = vavg(v0.ub,{{ *}}v31.ub):rnd } +v28.ub=vavg(v0.ub,v31.ub):rnd + +#CHECK: 1cf8d851 { v17.w = vnavg(v24.w,{{ *}}v24.w) } +v17.w=vnavg(v24.w,v24.w) + +#CHECK: 1c70d2e6 { v7:6.ub = vadd(v19:18.ub,{{ *}}v17:16.ub):sat } +v7:6.ub=vadd(v19:18.ub,v17:16.ub):sat + +#CHECK: 1c72dec6 { v7:6.w = vadd(v31:30.w,{{ *}}v19:18.w) } +v7:6.w=vadd(v31:30.w,v19:18.w) + +#CHECK: 1c92d23e { v31:30.h = vadd(v19:18.h,{{ *}}v19:18.h):sat } +v31:30.h=vadd(v19:18.h,v19:18.h):sat + +#CHECK: 1c94de1e { v31:30.uh = vadd(v31:30.uh,{{ *}}v21:20.uh):sat } +v31:30.uh=vadd(v31:30.uh,v21:20.uh):sat + +#CHECK: 1c9ec07c { v29:28.b = vsub(v1:0.b,{{ *}}v31:30.b) } +v29:28.b=vsub(v1:0.b,v31:30.b) + +#CHECK: 1c88da56 { v23:22.w = vadd(v27:26.w,{{ *}}v9:8.w):sat } +v23:22.w=vadd(v27:26.w,v9:8.w):sat + +#CHECK: 1c9acab8 { v25:24.w = vsub(v11:10.w,{{ *}}v27:26.w) } +v25:24.w=vsub(v11:10.w,v27:26.w) + +#CHECK: 1c82d282 { v3:2.h = vsub(v19:18.h,{{ *}}v3:2.h) } +v3:2.h=vsub(v19:18.h,v3:2.h) + +#CHECK: 1c2bd9a6 { v6 = vand(v25,{{ *}}v11) } +v6=vand(v25,v11) + +#CHECK: 1c43c22d { v13.ub = vadd(v2.ub,{{ *}}v3.ub):sat } +v13.ub=vadd(v2.ub,v3.ub):sat + +#CHECK: 1c59d707 { v7.w = vadd(v23.w,{{ *}}v25.w) } +v7.w=vadd(v23.w,v25.w) + +#CHECK: 1c3fc9e1 { v1 = vxor(v9,{{ *}}v31) } +v1=vxor(v9,v31) + +#CHECK: 1c2acbdf { v31 = vor(v11,{{ *}}v10) } +v31=vor(v11,v10) + +#CHECK: 1cdaccf6 { v22.w = vavg(v12.w,{{ *}}v26.w) } +v22.w=vavg(v12.w,v26.w) + +#CHECK: 1c5ac767 { v7.h = vadd(v7.h,{{ *}}v26.h):sat } +v7.h=vadd(v7.h,v26.h):sat + +#CHECK: 1c40d956 { v22.uh = vadd(v25.uh,{{ *}}v0.uh):sat } +v22.uh=vadd(v25.uh,v0.uh):sat + +#CHECK: 1fbbd611 { v17.w = vasr(v22.w{{ *}},{{ *}}v27.w) } +v17.w=vasr(v22.w,v27.w) + +#CHECK: 1fbad835 { v21.w = vlsr(v24.w{{ *}},{{ *}}v26.w) } +v21.w=vlsr(v24.w,v26.w) + +#CHECK: 1f79cedc { v28.b = vround(v14.h{{ *}},{{ *}}v25.h):sat } +v28.b=vround(v14.h,v25.h):sat + +#CHECK: 1f69c4e0 { v0.ub = vround(v4.h{{ *}},{{ *}}v9.h):sat } +v0.ub=vround(v4.h,v9.h):sat + +#CHECK: 1f72c485 { v5.h = vround(v4.w{{ *}},{{ *}}v18.w):sat } +v5.h=vround(v4.w,v18.w):sat + +#CHECK: 1f6bc8b1 { v17.uh = vround(v8.w{{ *}},{{ *}}v11.w):sat } +v17.uh=vround(v8.w,v11.w):sat + +#CHECK: 1f71c25b { v27.ub = vsat(v2.h{{ *}},{{ *}}v17.h) } +v27.ub=vsat(v2.h,v17.h) + +#CHECK: 1f66c560 { v0.h = vsat(v5.w{{ *}},{{ *}}v6.w) } +v0.h=vsat(v5.w,v6.w) + +#CHECK: 1fb3d148 { v8.h = vlsr(v17.h{{ *}},{{ *}}v19.h) } +v8.h=vlsr(v17.h,v19.h) + +#CHECK: 1fbec56e { v14.h = vasr(v5.h{{ *}},{{ *}}v30.h) } +v14.h=vasr(v5.h,v30.h) + +#CHECK: 1fb2d2a2 { v2.h = vasl(v18.h{{ *}},{{ *}}v18.h) } +v2.h=vasl(v18.h,v18.h) + +#CHECK: 1faccc95 { v21.w = vasl(v12.w{{ *}},{{ *}}v12.w) } +v21.w=vasl(v12.w,v12.w) + +#CHECK: 1fb9c1e2 { v2.h = vadd(v1.h{{ *}},{{ *}}v25.h) } +v2.h=vadd(v1.h,v25.h) + +#CHECK: 1fbbd5df { v31.b = vadd(v21.b{{ *}},{{ *}}v27.b) } +v31.b=vadd(v21.b,v27.b) + +#CHECK: 1f25c578 { v24 = vrdelta(v5{{ *}},{{ *}}v5) } +v24=vrdelta(v5,v5) + +#CHECK: 1f22c62a { v10 = vdelta(v6{{ *}},{{ *}}v2) } +v10=vdelta(v6,v2) + +#CHECK: 1f20d102 { v2.w = vmax(v17.w{{ *}},{{ *}}v0.w) } +v2.w=vmax(v17.w,v0.w) + +#CHECK: 1f1ed6fc { v28.h = vmax(v22.h{{ *}},{{ *}}v30.h) } +v28.h=vmax(v22.h,v30.h) + +#CHECK: 1f0cc8d8 { v24.uh = vmax(v8.uh{{ *}},{{ *}}v12.uh) } +v24.uh=vmax(v8.uh,v12.uh) + +#CHECK: 1f00c1b0 { v16.ub = vmax(v1.ub{{ *}},{{ *}}v0.ub) } +v16.ub=vmax(v1.ub,v0.ub) + +#CHECK: 1f12d08e { v14.w = vmin(v16.w{{ *}},{{ *}}v18.w) } +v14.w=vmin(v16.w,v18.w) + +#CHECK: 1f1ad466 { v6.h = vmin(v20.h{{ *}},{{ *}}v26.h) } +v6.h=vmin(v20.h,v26.h) + +#CHECK: 1f13df5d { v29.uh = vmin(v31.uh{{ *}},{{ *}}v19.uh) } +v29.uh=vmin(v31.uh,v19.uh) + +#CHECK: 1f09c226 { v6.ub = vmin(v2.ub{{ *}},{{ *}}v9.ub) } +v6.ub=vmin(v2.ub,v9.ub) + +#CHECK: 1f41d34f { v15.b = vshuffo(v19.b{{ *}},{{ *}}v1.b) } +v15.b=vshuffo(v19.b,v1.b) + +#CHECK: 1f5fc72e { v14.b = vshuffe(v7.b{{ *}},{{ *}}v31.b) } +v14.b=vshuffe(v7.b,v31.b) + +#CHECK: 1f34d0f7 { v23.b = vdeale(v16.b{{ *}},{{ *}}v20.b) } +v23.b=vdeale(v16.b,v20.b) + +#CHECK: 1f4bd6c4 { v5:4.b = vshuffoe(v22.b{{ *}},{{ *}}v11.b) } +v5:4.b=vshuffoe(v22.b,v11.b) + +#CHECK: 1f5dcea2 { v3:2.h = vshuffoe(v14.h{{ *}},{{ *}}v29.h) } +v3:2.h=vshuffoe(v14.h,v29.h) + +#CHECK: 1f4fd186 { v6.h = vshuffo(v17.h{{ *}},{{ *}}v15.h) } +v6.h=vshuffo(v17.h,v15.h) + +#CHECK: 1f5bda79 { v25.h = vshuffe(v26.h{{ *}},{{ *}}v27.h) } +v25.h=vshuffe(v26.h,v27.h) + +#CHECK: 1f41d1f2 { v19:18 = vcombine(v17{{ *}},{{ *}}v1) } +v19:18=vcombine(v17,v1) + +#CHECK: 1e82f432 { if (!q2) v18.b -= v20.b } +if (!q2) v18.b-=v20.b + +#CHECK: 1ec2fd13 { if (q3) v19.w -= v29.w } +if (q3) v19.w-=v29.w + +#CHECK: 1e81fef9 { if (q2) v25.h -= v30.h } +if (q2) v25.h-=v30.h + +#CHECK: 1e81e2d3 { if (q2) v19.b -= v2.b } +if (q2) v19.b-=v2.b + +#CHECK: 1e41ecad { if (!q1) v13.w += v12.w } +if (!q1) v13.w+=v12.w + +#CHECK: 1e41e789 { if (!q1) v9.h += v7.h } +if (!q1) v9.h+=v7.h + +#CHECK: 1e81e967 { if (!q2) v7.b += v9.b } +if (!q2) v7.b+=v9.b + +#CHECK: 1e41f04f { if (q1) v15.w += v16.w } +if (q1) v15.w+=v16.w + +#CHECK: 1e01e838 { if (q0) v24.h += v8.h } +if (q0) v24.h+=v8.h + +#CHECK: 1ec1f112 { if (q3) v18.b += v17.b } +if (q3) v18.b+=v17.b + +#CHECK: 1e42f67b { if (!q1) v27.w -= v22.w } +if (!q1) v27.w-=v22.w + +#CHECK: 1e82ea5b { if (!q2) v27.h -= v10.h } +if (!q2) v27.h-=v10.h + +#CHECK: 1e00c586 { v6 = vnot(v5) } +v6=vnot(v5) + +#CHECK: 1e00df70 { v16.w = vabs(v31.w):sat } +v16.w=vabs(v31.w):sat + +#CHECK: 1e00d45f { v31.w = vabs(v20.w) } +v31.w=vabs(v20.w) + +#CHECK: 1e00db2f { v15.h = vabs(v27.h):sat } +v15.h=vabs(v27.h):sat + +#CHECK: 1e00d001 { v1.h = vabs(v16.h) } +v1.h=vabs(v16.h) + +#CHECK: 1e02c832 { v19:18.uh = vzxt(v8.ub) } +v19:18.uh=vzxt(v8.ub) + +#CHECK: 1e02c98a { v11:10.w = vsxt(v9.h) } +v11:10.w=vsxt(v9.h) + +#CHECK: 1e02cf76 { v23:22.h = vsxt(v15.b) } +v23:22.h=vsxt(v15.b) + +#CHECK: 1e02c258 { v25:24.uw = vzxt(v2.uh) } +v25:24.uw=vzxt(v2.uh) diff --git a/test/MC/Hexagon/v60-permute.s b/test/MC/Hexagon/v60-permute.s new file mode 100644 index 00000000000..b3544bd0a57 --- /dev/null +++ b/test/MC/Hexagon/v60-permute.s @@ -0,0 +1,51 @@ +#RUN: llvm-mc -triple=hexagon -mcpu=hexagonv60 -filetype=obj %s | \ +#RUN: llvm-objdump -triple=hexagon -mcpu=hexagonv60 -d - | \ +#RUN: FileCheck %s + +#CHECK: 1fd2d5cf { v15.b = vpack(v21.h{{ *}},{{ *}}v18.h):sat } +v15.b=vpack(v21.h,v18.h):sat + +#CHECK: 1fd7d7a2 { v2.ub = vpack(v23.h{{ *}},{{ *}}v23.h):sat } +v2.ub=vpack(v23.h,v23.h):sat + +#CHECK: 1fc7d464 { v4.h = vpacke(v20.w{{ *}},{{ *}}v7.w) } +v4.h=vpacke(v20.w,v7.w) + +#CHECK: 1fc2c75b { v27.b = vpacke(v7.h{{ *}},{{ *}}v2.h) } +v27.b=vpacke(v7.h,v2.h) + +#CHECK: 1fc9c5ed { v13.uh = vpack(v5.w{{ *}},{{ *}}v9.w):sat } +v13.uh=vpack(v5.w,v9.w):sat + +#CHECK: 1ff1d81f { v31.h = vpack(v24.w{{ *}},{{ *}}v17.w):sat } +v31.h=vpack(v24.w,v17.w):sat + +#CHECK: 1fe6c435 { v21.b = vpacko(v4.h{{ *}},{{ *}}v6.h) } +v21.b=vpacko(v4.h,v6.h) + +#CHECK: 1febc140 { v0.h = vpacko(v1.w{{ *}},{{ *}}v11.w) } +v0.h=vpacko(v1.w,v11.w) + +#CHECK: 1e01d256 { v23:22.h = vunpack(v18.b) } +v23:22.h=vunpack(v18.b) + +#CHECK: 1e01cc38 { v25:24.uw = vunpack(v12.uh) } +v25:24.uw=vunpack(v12.uh) + +#CHECK: 1e01c61e { v31:30.uh = vunpack(v6.ub) } +v31:30.uh=vunpack(v6.ub) + +#CHECK: 1e01d778 { v25:24.w = vunpack(v23.h) } +v25:24.w=vunpack(v23.h) + +#CHECK: 1e00c0e0 { v0.b = vdeal(v0.b) } +v0.b=vdeal(v0.b) + +#CHECK: 1e00d5c9 { v9.h = vdeal(v21.h) } +v9.h=vdeal(v21.h) + +#CHECK: 1e02cb1c { v28.b = vshuff(v11.b) } +v28.b=vshuff(v11.b) + +#CHECK: 1e01d8fe { v30.h = vshuff(v24.h) } +v30.h=vshuff(v24.h) diff --git a/test/MC/Hexagon/v60-shift.s b/test/MC/Hexagon/v60-shift.s new file mode 100644 index 00000000000..3d0c334debb --- /dev/null +++ b/test/MC/Hexagon/v60-shift.s @@ -0,0 +1,39 @@ +#RUN: llvm-mc -triple=hexagon -mcpu=hexagonv60 -filetype=obj %s | \ +#RUN: llvm-objdump -triple=hexagon -mcpu=hexagonv60 -d - | \ +#RUN: FileCheck %s + +#CHECK: 198fd829 { v9.uw = vlsr(v24.uw,{{ *}}r15) } +v9.uw=vlsr(v24.uw,r15) + +#CHECK: 1999d645 { v5.uh = vlsr(v22.uh,{{ *}}r25) } +v5.uh=vlsr(v22.uh,r25) + +#CHECK: 198cc303 { v3.h = vasl(v3.h,{{ *}}r12) } +v3.h=vasl(v3.h,r12) + +#CHECK: 1965d7ac { v12.w = vasr(v23.w,{{ *}}r5) } +v12.w=vasr(v23.w,r5) + +#CHECK: 197dddc3 { v3.h = vasr(v29.h,{{ *}}r29) } +v3.h=vasr(v29.h,r29) + +#CHECK: 197adde8 { v8.w = vasl(v29.w,{{ *}}r26) } +v8.w=vasl(v29.w,r26) + +#CHECK: 1977cc26 { v6 = vror(v12,{{ *}}r23) } +v6=vror(v12,r23) + +#CHECK: 1e02cfad { v13.uw = vcl0(v15.uw) } +v13.uw=vcl0(v15.uw) + +#CHECK: 1e02defb { v27.uh = vcl0(v30.uh) } +v27.uh=vcl0(v30.uh) + +#CHECK: 1e03de90 { v16.w = vnormamt(v30.w) } +v16.w=vnormamt(v30.w) + +#CHECK: 1e03d4a3 { v3.h = vnormamt(v20.h) } +v3.h=vnormamt(v20.h) + +#CHECK: 1e02c2d8 { v24.h = vpopcount(v2.h) } +v24.h=vpopcount(v2.h) diff --git a/test/MC/Hexagon/v60-vcmp.s b/test/MC/Hexagon/v60-vcmp.s new file mode 100644 index 00000000000..c7f4e128be6 --- /dev/null +++ b/test/MC/Hexagon/v60-vcmp.s @@ -0,0 +1,84 @@ +#RUN: llvm-mc -triple=hexagon -mcpu=hexagonv60 -filetype=obj %s | \ +#RUN: llvm-objdump -triple=hexagon -mcpu=hexagonv60 -d - | \ +#RUN: FileCheck %s + +#CHECK: 1c81f142 { q2 |= vcmp.eq(v17.b{{ *}},{{ *}}v1.b) } +q2|=vcmp.eq(v17.b,v1.b) + +#CHECK: 1c84fb2a { q2 &= vcmp.gt(v27.uw{{ *}},{{ *}}v4.uw) } +q2&=vcmp.gt(v27.uw,v4.uw) + +#CHECK: 1c8cf826 { q2 &= vcmp.gt(v24.uh{{ *}},{{ *}}v12.uh) } +q2&=vcmp.gt(v24.uh,v12.uh) + +#CHECK: 1c80e720 { q0 &= vcmp.gt(v7.ub{{ *}},{{ *}}v0.ub) } +q0&=vcmp.gt(v7.ub,v0.ub) + +#CHECK: 1c9aed1a { q2 &= vcmp.gt(v13.w{{ *}},{{ *}}v26.w) } +q2&=vcmp.gt(v13.w,v26.w) + +#CHECK: 1c8de516 { q2 &= vcmp.gt(v5.h{{ *}},{{ *}}v13.h) } +q2&=vcmp.gt(v5.h,v13.h) + +#CHECK: 1c8dfc11 { q1 &= vcmp.gt(v28.b{{ *}},{{ *}}v13.b) } +q1&=vcmp.gt(v28.b,v13.b) + +#CHECK: 1c94fa0b { q3 &= vcmp.eq(v26.w{{ *}},{{ *}}v20.w) } +q3&=vcmp.eq(v26.w,v20.w) + +#CHECK: 1c83e206 { q2 &= vcmp.eq(v2.h{{ *}},{{ *}}v3.h) } +q2&=vcmp.eq(v2.h,v3.h) + +#CHECK: 1c85e900 { q0 &= vcmp.eq(v9.b{{ *}},{{ *}}v5.b) } +q0&=vcmp.eq(v9.b,v5.b) + +#CHECK: 1c9cfca8 { q0 ^= vcmp.gt(v28.uw{{ *}},{{ *}}v28.uw) } +q0^=vcmp.gt(v28.uw,v28.uw) + +#CHECK: 1c81faa0 { q0 ^= vcmp.gt(v26.ub{{ *}},{{ *}}v1.ub) } +q0^=vcmp.gt(v26.ub,v1.ub) + +#CHECK: 1c96f0a4 { q0 ^= vcmp.gt(v16.uh{{ *}},{{ *}}v22.uh) } +q0^=vcmp.gt(v16.uh,v22.uh) + +#CHECK: 1c9bf795 { q1 ^= vcmp.gt(v23.h{{ *}},{{ *}}v27.h) } +q1^=vcmp.gt(v23.h,v27.h) + +#CHECK: 1c9de698 { q0 ^= vcmp.gt(v6.w{{ *}},{{ *}}v29.w) } +q0^=vcmp.gt(v6.w,v29.w) + +#CHECK: 1c82ef8a { q2 ^= vcmp.eq(v15.w{{ *}},{{ *}}v2.w) } +q2^=vcmp.eq(v15.w,v2.w) + +#CHECK: 1c99e891 { q1 ^= vcmp.gt(v8.b{{ *}},{{ *}}v25.b) } +q1^=vcmp.gt(v8.b,v25.b) + +#CHECK: 1c8afe55 { q1 |= vcmp.gt(v30.h{{ *}},{{ *}}v10.h) } +q1|=vcmp.gt(v30.h,v10.h) + +#CHECK: 1c92ef50 { q0 |= vcmp.gt(v15.b{{ *}},{{ *}}v18.b) } +q0|=vcmp.gt(v15.b,v18.b) + +#CHECK: 1c9ffb4b { q3 |= vcmp.eq(v27.w{{ *}},{{ *}}v31.w) } +q3|=vcmp.eq(v27.w,v31.w) + +#CHECK: 1c87e944 { q0 |= vcmp.eq(v9.h{{ *}},{{ *}}v7.h) } +q0|=vcmp.eq(v9.h,v7.h) + +#CHECK: 1c8ee768 { q0 |= vcmp.gt(v7.uw{{ *}},{{ *}}v14.uw) } +q0|=vcmp.gt(v7.uw,v14.uw) + +#CHECK: 1c92e265 { q1 |= vcmp.gt(v2.uh{{ *}},{{ *}}v18.uh) } +q1|=vcmp.gt(v2.uh,v18.uh) + +#CHECK: 1c80f062 { q2 |= vcmp.gt(v16.ub{{ *}},{{ *}}v0.ub) } +q2|=vcmp.gt(v16.ub,v0.ub) + +#CHECK: 1c91f75a { q2 |= vcmp.gt(v23.w{{ *}},{{ *}}v17.w) } +q2|=vcmp.gt(v23.w,v17.w) + +#CHECK: 1c86fe84 { q0 ^= vcmp.eq(v30.h{{ *}},{{ *}}v6.h) } +q0^=vcmp.eq(v30.h,v6.h) + +#CHECK: 1c86ec82 { q2 ^= vcmp.eq(v12.b{{ *}},{{ *}}v6.b) } +q2^=vcmp.eq(v12.b,v6.b) diff --git a/test/MC/Hexagon/v60-vmem.s b/test/MC/Hexagon/v60-vmem.s new file mode 100644 index 00000000000..fe202251ec4 --- /dev/null +++ b/test/MC/Hexagon/v60-vmem.s @@ -0,0 +1,424 @@ +#RUN: llvm-mc -triple=hexagon -mcpu=hexagonv60 -filetype=obj %s | \ +#RUN: llvm-objdump -triple=hexagon -mcpu=hexagonv60 -d - | \ +#RUN: FileCheck %s + +#CHECK: 292cc11b { vmem(r12++#1) = v27 } +{ + vmem(r12++#1)=v27 +} + +#CHECK: 294dc319 { v25 = vmem(r13++#3):nt } +{ + v25=vmem(r13++#3):nt +} + +#CHECK: 2904c1fb { v27 = vmemu(r4++#1) } +{ + v27=vmemu(r4++#1) +} + +#CHECK: 291dc01f { v31 = vmem(r29++#0) } +{ + v31=vmem(r29++#0) +} + +#CHECK: 293ec0ff { vmemu(r30++#0) = v31 } +{ + vmemu(r30++#0)=v31 +} + +#CHECK: 296ec411 { vmem(r14++#-4):nt = v17 } +{ + vmem(r14++#-4):nt=v17 +} + +#CHECK: 29fec62f { if (!p0) vmem(r30++#-2):nt = v15 } +{ + if (!p0) vmem(r30++#-2):nt=v15 +} + +#CHECK: 29f9c914 { if (p1) vmem(r25++#1):nt = v20 } +{ + if (p1) vmem(r25++#1):nt=v20 +} + +#CHECK: 2984de30 { if (!q3) vmem(r4++#-2) = v16 } +{ + if (!q3) vmem(r4++#-2)=v16 +} + +#CHECK: 2992dd1f { if (q3) vmem(r18++#-3) = v31 } +{ + if (q3) vmem(r18++#-3)=v31 +} + +#CHECK: 29c9c425 { if (!q0) vmem(r9++#-4):nt = v5 } +{ + if (!q0) vmem(r9++#-4):nt=v5 +} + +#CHECK: 29d1cf11 { if (q1) vmem(r17++#-1):nt = v17 } +{ + if (q1) vmem(r17++#-1):nt=v17 +} + +#CHECK: 29a7c328 { if (!p0) vmem(r7++#3) = v8 } +{ + if (!p0) vmem(r7++#3)=v8 +} + +#CHECK: 29b6cc1d { if (p1) vmem(r22++#-4) = v29 } +{ + if (p1) vmem(r22++#-4)=v29 +} + +#CHECK: 29abc5fe { if (!p0) vmemu(r11++#-3) = v30 } +{ + if (!p0) vmemu(r11++#-3)=v30 +} + +#CHECK: 29b8d5c4 { if (p2) vmemu(r24++#-3) = v4 } +{ + if (p2) vmemu(r24++#-3)=v4 +} + +#CHECK: 2860e407 { vmem(r0+#-4):nt = v7 } +{ + vmem(r0+#-4):nt=v7 +} + +#CHECK: 2830e2e7 { vmemu(r16+#-6) = v7 } +{ + vmemu(r16+#-6)=v7 +} + +#CHECK: 2839c316 { vmem(r25+#3) = v22 } +{ + vmem(r25+#3)=v22 +} +#CHECK: 284be316 { v22 = vmem(r11+#-5):nt } +{ + v22=vmem(r11+#-5):nt +} + +#CHECK: 280ec1e6 { v6 = vmemu(r14+#1) } +{ + v6=vmemu(r14+#1) +} + +#CHECK: 280ae50c { v12 = vmem(r10+#-3) } +{ + v12=vmem(r10+#-3) +} + +#CHECK: 2b62e005 { vmem(r2++m1):nt = v5 } +{ + vmem(r2++m1):nt=v5 +} + +#CHECK: 2b28e0f2 { vmemu(r8++m1) = v18 } +{ + vmemu(r8++m1)=v18 +} + +#CHECK: 2b42e019 { v25 = vmem(r2++m1):nt } +{ + v25=vmem(r2++m1):nt +} + +#CHECK: 2b2ce009 { vmem(r12++m1) = v9 } +{ + vmem(r12++m1)=v9 +} + +#CHECK: 2b03c005 { v5 = vmem(r3++m0) } +{ + v5=vmem(r3++m0) +} + + +#CHECK: 2b0ec0f5 { v21 = vmemu(r14++m0) } +{ + v21=vmemu(r14++m0) +} + +#CHECK: 2be8c022 { if (!p0) vmem(r8++m0):nt = v2 } +{ + if (!p0) vmem(r8++m0):nt=v2 +} + +#CHECK: 2bebd813 { if (p3) vmem(r11++m0):nt = v19 } +{ + if (p3) vmem(r11++m0):nt=v19 +} + +#CHECK: 2ba5e0e7 { if (!p0) vmemu(r5++m1) = v7 } +{ + if (!p0) vmemu(r5++m1)=v7 +} + +#CHECK: 2ba4f0dd { if (p2) vmemu(r4++m1) = v29 } +{ + if (p2) vmemu(r4++m1)=v29 +} + +#CHECK: 2ba4e828 { if (!p1) vmem(r4++m1) = v8 } +{ + if (!p1) vmem(r4++m1)=v8 +} + +#CHECK: 2bbae803 { if (p1) vmem(r26++m1) = v3 } +{ + if (p1) vmem(r26++m1)=v3 +} + +#CHECK: 2bc9c027 { if (!q0) vmem(r9++m0):nt = v7 } +{ + if (!q0) vmem(r9++m0):nt=v7 +} + +#CHECK: 2bcfc001 { if (q0) vmem(r15++m0):nt = v1 } +{ + if (q0) vmem(r15++m0):nt=v1 +} + +#CHECK: 2b97f031 { if (!q2) vmem(r23++m1) = v17 } +{ + if (!q2) vmem(r23++m1)=v17 +} + +#CHECK: 2b8ad809 { if (q3) vmem(r10++m0) = v9 } +{ + if (q3) vmem(r10++m0)=v9 +} + +#CHECK: 28c7f438 { if (!q2) vmem(r7+#-4):nt = v24 } +{ + if (!q2) vmem(r7+#-4):nt=v24 +} + +#CHECK: 28d1eb15 { if (q1) vmem(r17+#-5):nt = v21 } +{ + if (q1) vmem(r17+#-5):nt=v21 +} + +#CHECK: 289cfe2b { if (!q3) vmem(r28+#-2) = v11 } +{ + if (!q3) vmem(r28+#-2)=v11 +} + +#CHECK: 288eef0f { if (q1) vmem(r14+#-1) = v15 } +{ + if (q1) vmem(r14+#-1)=v15 +} + +#CHECK: 28a2d1e1 { if (!p2) vmemu(r2+#1) = v1 } +{ + if (!p2) vmemu(r2+#1)=v1 +} + +#CHECK: 28bcf4db { if (p2) vmemu(r28+#-4) = v27 } +{ + if (p2) vmemu(r28+#-4)=v27 +} + +#CHECK: 28b2c925 { if (!p1) vmem(r18+#1) = v5 } +{ + if (!p1) vmem(r18+#1)=v5 +} + +#CHECK: 28afe41a { if (p0) vmem(r15+#-4) = v26 } +{ + if (p0) vmem(r15+#-4)=v26 +} + +#CHECK: 28f7fd3a { if (!p3) vmem(r23+#-3):nt = v26 } +{ + if (!p3) vmem(r23+#-3):nt=v26 +} + +#CHECK: 28f5fd10 { if (p3) vmem(r21+#-3):nt = v16 } +{ + if (p3) vmem(r21+#-3):nt=v16 +} + +#CHECK: 2945c440 v0.tmp = vmem(r5++#-4):nt } +{ + v0.tmp=vmem(r5++#-4):nt + v26=v0 +} + +#CHECK: 2942c338 v24.cur = vmem(r2++#3):nt } +{ + v24.cur=vmem(r2++#3):nt + v6=v24 +} + +#CHECK: 2908c157 v23.tmp = vmem(r8++#1) } +{ + v25=v23 + v23.tmp=vmem(r8++#1) +} + +#CHECK: 2903c72d v13.cur = vmem(r3++#-1) } +{ + v13.cur=vmem(r3++#-1) + v21=v13 +} + +#CHECK: 2855c743 v3.tmp = vmem(r21+#7):nt } +{ + v3.tmp=vmem(r21+#7):nt + v21=v3 +} + +#CHECK: 2856e025 v5.cur = vmem(r22+#-8):nt } +{ + v5.cur=vmem(r22+#-8):nt + v29=v5 +} + +#CHECK: 2802c555 v21.tmp = vmem(r2+#5) } +{ + v31=v21 + v21.tmp=vmem(r2+#5) +} + +#CHECK: 2814e12a v10.cur = vmem(r20+#-7) } +{ + v9=v10 + v10.cur=vmem(r20+#-7) +} + + +#CHECK: 2b52c02c v12.cur = vmem(r18++m0):nt } +{ + v12.cur=vmem(r18++m0):nt + v25=v12 +} + +#CHECK: 2b4ae043 v3.tmp = vmem(r10++m1):nt } +{ + v25=v3 + v3.tmp=vmem(r10++m1):nt +} + +#CHECK: 2b06c025 v5.cur = vmem(r6++m0) } +{ + v5.cur=vmem(r6++m0) + v10=v5 +} + +#CHECK: 2b17e048 v8.tmp = vmem(r23++m1) } +{ + v8.tmp=vmem(r23++m1) + v28=v8 +} + +#CHECK: 282ee422 vmem(r14+#-4) = v14.new } +{ + v14 = v14 + vmem(r14+#-4)=v14.new +} + +#CHECK: 2866e222 vmem(r6+#-6):nt = v16.new } +{ + v16 = v8 + vmem(r6+#-6):nt=v16.new +} + +#CHECK: 28b1cd42 if(p1) vmem(r17+#5) = v17.new } +{ + v17 = v25 + if(p1)vmem(r17+#5)=v17.new +} + +#CHECK: 28bbeb6a if(!p1) vmem(r27+#-5) = v17.new } +{ + v17 = v15 + if(!p1)vmem(r27+#-5)=v17.new +} + +#CHECK: 28e4d252 if(p2) vmem(r4+#2):nt = v24.new } +{ + v24 = v10 + if(p2)vmem(r4+#2):nt=v24.new +} + +#CHECK: 28f8d17a if(!p2) vmem(r24+#1):nt = v4.new } +{ + v4 = v8 + if(!p2)vmem(r24+#1):nt=v4.new +} + +#CHECK: 2924c322 vmem(r4++#3) = v4.new } +{ + v4 = v3 + vmem(r4++#3)=v4.new +} + +#CHECK: 2961c122 vmem(r1++#1):nt = v7.new } +{ + v7 = v8 + vmem(r1++#1):nt=v7.new +} + +#CHECK: 29a6d042 if(p2) vmem(r6++#0) = v11.new } +{ + v11 = v13 + if(p2)vmem(r6++#0)=v11.new +} + +#CHECK: 29a2cb6a if(!p1) vmem(r2++#3) = v25.new } +{ + v25 = v17 + if(!p1)vmem(r2++#3)=v25.new +} + +#CHECK: 29f5c952 if(p1) vmem(r21++#1):nt = v14.new } +{ + v14 = v13 + if(p1)vmem(r21++#1):nt=v14.new +} + +#CHECK: 29f7cd7a if(!p1) vmem(r23++#-3):nt = v1.new } +{ + v1 = v0 + if(!p1)vmem(r23++#-3):nt=v1.new +} + +#CHECK: 2b3ec022 vmem(r30++m0) = v10.new } +{ + v10 = v23 + vmem(r30++m0)=v10.new +} + +#CHECK: 2b6fc022 vmem(r15++m0):nt = v19.new } +{ + v19 = v20 + vmem(r15++m0):nt=v19.new +} + +#CHECK: 2bb7f042 if(p2) vmem(r23++m1) = v6.new } +{ + v6 = v30 + if(p2)vmem(r23++m1)=v6.new +} + +#CHECK: 2ba2f06a if(!p2) vmem(r2++m1) = v12.new } +{ + v12 = v9 + if(!p2)vmem(r2++m1)=v12.new +} + +#CHECK: 2be7e852 if(p1) vmem(r7++m1):nt = v3.new } +{ + v3 = v13 + if(p1)vmem(r7++m1):nt=v3.new +} + +#CHECK: 2bfdd07a if(!p2) vmem(r29++m0):nt = v29.new } +{ + v29 = v9 + if(!p2)vmem(r29++m0):nt=v29.new +} diff --git a/test/MC/Hexagon/v60-vmpy-acc.s b/test/MC/Hexagon/v60-vmpy-acc.s new file mode 100644 index 00000000000..c39a9252b56 --- /dev/null +++ b/test/MC/Hexagon/v60-vmpy-acc.s @@ -0,0 +1,123 @@ +#RUN: llvm-mc -triple=hexagon -mcpu=hexagonv60 -filetype=obj %s | \ +#RUN: llvm-objdump -triple=hexagon -mcpu=hexagonv60 -d - | \ +#RUN: FileCheck %s + +#CHECK: 1936ee37 { v23.w += vdmpy(v15:14.h,r22.uh,#1):sat } +v23.w += vdmpy(v15:14.h,r22.uh,#1):sat + +#CHECK: 193bf90f { v15.w += vdmpy(v25.h,r27.uh):sat } +v15.w += vdmpy(v25.h,r27.uh):sat + +#CHECK: 1902fcf0 { v17:16.h += vdmpy(v29:28.ub,r2.b) } +v17:16.h += vdmpy(v29:28.ub,r2.b) + +#CHECK: 190cffd1 { v17.h += vdmpy(v31.ub,r12.b) } +v17.h += vdmpy(v31.ub,r12.b) + +#CHECK: 1900f5ac { v12.w += vrmpy(v21.ub,r0.b) } +v12.w += vrmpy(v21.ub,r0.b) + +#CHECK: 1905fb86 { v6.uw += vrmpy(v27.ub,r5.ub) } +v6.uw += vrmpy(v27.ub,r5.ub) + +#CHECK: 191de570 { v16.w += vdmpy(v5.h,r29.b) } +v16.w += vdmpy(v5.h,r29.b) + +#CHECK: 191de846 { v7:6.w += vtmpy(v9:8.h,r29.b) } +v7:6.w += vtmpy(v9:8.h,r29.b) + +#CHECK: 190bfa22 { v3:2.h += vtmpy(v27:26.ub,r11.b) } +v3:2.h += vtmpy(v27:26.ub,r11.b) + +#CHECK: 1915e408 { v9:8.h += vtmpy(v5:4.b,r21.b) } +v9:8.h += vtmpy(v5:4.b,r21.b) + +#CHECK: 1987f71e { v31:30.uh += vmpy(v23.ub,r7.ub) } +v31:30.uh += vmpy(v23.ub,r7.ub) + +#CHECK: 1969ff47 { v7.w += vasl(v31.w,r9) } +v7.w += vasl(v31.w,r9) + +#CHECK: 196de3b0 { v16.w += vasr(v3.w,r13) } +v16.w += vasr(v3.w,r13) + +#CHECK: 1977fe0a { v11:10.uw += vdsad(v31:30.uh,r23.uh) } +v11:10.uw += vdsad(v31:30.uh,r23.uh) + +#CHECK: 196eee36 { v22.h += vmpyi(v14.h,r14.b) } +v22.h += vmpyi(v14.h,r14.b) + +#CHECK: 1931faac { v13:12.h += vmpy(v26.ub,r17.b) } +v13:12.h += vmpy(v26.ub,r17.b) + +#CHECK: 193cfc94 { v21:20.w += vdmpy(v29:28.h,r28.b) } +v21:20.w += vdmpy(v29:28.h,r28.b) + +#CHECK: 1934fc62 { v2.w += vdmpy(v28.h,r20.h):sat } +v2.w += vdmpy(v28.h,r20.h):sat + +#CHECK: 1925fe5f { v31.w += vdmpy(v31:30.h,r5.h):sat } +v31.w += vdmpy(v31:30.h,r5.h):sat + +#CHECK: 194efe36 { v23:22.uw += vmpy(v30.uh,r14.uh) } +v23:22.uw += vmpy(v30.uh,r14.uh) + +#CHECK: 1948e306 { v7:6.w += vmpy(v3.h,r8.h):sat } +v7:6.w += vmpy(v3.h,r8.h):sat + +#CHECK: 192af2f8 { v25:24.w += vmpa(v19:18.h,r10.b) } +v25:24.w += vmpa(v19:18.h,r10.b) + +#CHECK: 1926e4da { v27:26.h += vmpa(v5:4.ub,r6.b) } +v27:26.h += vmpa(v5:4.ub,r6.b) + +#CHECK: 194ff078 { v24.w += vmpyi(v16.w,r15.h) } +v24.w += vmpyi(v16.w,r15.h) + +#CHECK: 1946e247 { v7.w += vmpyi(v2.w,r6.b) } +v7.w += vmpyi(v2.w,r6.b) + +#CHECK: 1c3fead5 { v21.w += vmpyo(v10.w,v31.h):<<1:sat:shift } +v21.w += vmpyo(v10.w,v31.h):<<1:sat:shift + +#CHECK: 1c30e1fa { v26.w += vmpyo(v1.w,v16.h):<<1:rnd:sat:shift } +v26.w += vmpyo(v1.w,v16.h):<<1:rnd:sat:shift + +#CHECK: 1c34f690 { v16.h += vmpyi(v22.h,v20.h) } +v16.h += vmpyi(v22.h,v20.h) + +#CHECK: 1c34f4b5 { v21.w += vmpyie(v20.w,v20.uh) } +v21.w += vmpyie(v20.w,v20.uh) + +#CHECK: 1c54f804 { v4.w += vmpyie(v24.w,v20.h) } +v4.w += vmpyie(v24.w,v20.h) + +#CHECK: 1c1ff6f4 { v21:20.w += vmpy(v22.h,v31.h) } +v21:20.w += vmpy(v22.h,v31.h) + +#CHECK: 1c31f026 { v7:6.w += vmpy(v16.h,v17.uh) } +v7:6.w += vmpy(v16.h,v17.uh) + +#CHECK: 1c12fb98 { v25:24.h += vmpy(v27.b,v18.b) } +v25:24.h += vmpy(v27.b,v18.b) + +#CHECK: 1c17fcc0 { v1:0.h += vmpy(v28.ub,v23.b) } +v1:0.h += vmpy(v28.ub,v23.b) + +#CHECK: 1c16f26f { v15.w += vdmpy(v18.h,v22.h):sat } +v15.w += vdmpy(v18.h,v22.h):sat + +#CHECK: 1c0bea3a { v26.w += vrmpy(v10.b,v11.b) } +v26.w += vrmpy(v10.b,v11.b) + +#CHECK: 1c15eb47 { v7.w += vrmpy(v11.ub,v21.b) } +v7.w += vrmpy(v11.ub,v21.b) + +#CHECK: 1c26e40e { v15:14.uw += vmpy(v4.uh,v6.uh) } +v15:14.uw += vmpy(v4.uh,v6.uh) + +#CHECK: 1c0df9a8 { v9:8.uh += vmpy(v25.ub,v13.ub) } +v9:8.uh += vmpy(v25.ub,v13.ub) + +#CHECK: 1c0afc15 { v21.uw += vrmpy(v28.ub,v10.ub) } +v21.uw += vrmpy(v28.ub,v10.ub) diff --git a/test/MC/Hexagon/v60-vmpy1.s b/test/MC/Hexagon/v60-vmpy1.s new file mode 100644 index 00000000000..1f36a5e95dd --- /dev/null +++ b/test/MC/Hexagon/v60-vmpy1.s @@ -0,0 +1,138 @@ +#RUN: llvm-mc -triple=hexagon -mcpu=hexagonv60 -filetype=obj %s | \ +#RUN: llvm-objdump -triple=hexagon -mcpu=hexagonv60 -d - | \ +#RUN: FileCheck %s + +#CHECK: 1939c223 { v3.w = vdmpy(v3:2.h,{{ *}}r25.uh,{{ *}}#1):sat } +v3.w=vdmpy(v3:2.h,r25.uh,#1):sat + +#CHECK: 1936de0d { v13.w = vdmpy(v30.h,{{ *}}r22.uh):sat } +v13.w=vdmpy(v30.h,r22.uh):sat + +#CHECK: 1919ccea { v11:10.h = vdmpy(v13:12.ub,{{ *}}r25.b) } +v11:10.h=vdmpy(v13:12.ub,r25.b) + +#CHECK: 1918ced6 { v22.h = vdmpy(v14.ub,{{ *}}r24.b) } +v22.h=vdmpy(v14.ub,r24.b) + +#CHECK: 1911deba { v27:26.uw = vdsad(v31:30.uh,{{ *}}r17.uh) } +v27:26.uw=vdsad(v31:30.uh,r17.uh) + +#CHECK: 1908da97 { v23.w = vrmpy(v26.ub,{{ *}}r8.b) } +v23.w=vrmpy(v26.ub,r8.b) + +#CHECK: 1915c974 { v20.uw = vrmpy(v9.ub,{{ *}}r21.ub) } +v20.uw=vrmpy(v9.ub,r21.ub) + +#CHECK: 190dd446 { v6.w = vdmpy(v20.h,{{ *}}r13.b) } +v6.w=vdmpy(v20.h,r13.b) + +#CHECK: 190ec030 { v17:16.h = vtmpy(v1:0.ub,{{ *}}r14.b) } +v17:16.h=vtmpy(v1:0.ub,r14.b) + +#CHECK: 1918de1c { v29:28.h = vtmpy(v31:30.b,{{ *}}r24.b) } +v29:28.h=vtmpy(v31:30.b,r24.b) + +#CHECK: 198dddf1 { v17.w = vmpyi(v29.w,{{ *}}r13.h) } +v17.w=vmpyi(v29.w,r13.h) + +#CHECK: 19bccb13 { v19.w = vmpyi(v11.w,{{ *}}r28.b) } +v19.w=vmpyi(v11.w,r28.b) + +#CHECK: 19c8cb0a { v11:10.uh = vmpy(v11.ub,{{ *}}r8.ub) } +v11:10.uh=vmpy(v11.ub,r8.ub) + +#CHECK: 1973d012 { v18.h = vmpyi(v16.h,{{ *}}r19.b) } +v18.h=vmpyi(v16.h,r19.b) + +#CHECK: 1922d1aa { v11:10.h = vmpy(v17.ub,{{ *}}r2.b) } +v11:10.h=vmpy(v17.ub,r2.b) + +#CHECK: 1936ce9c { v29:28.w = vdmpy(v15:14.h,{{ *}}r22.b) } +v29:28.w=vdmpy(v15:14.h,r22.b) + +#CHECK: 1925d86b { v11.w = vdmpy(v25:24.h,{{ *}}r5.h):sat } +v11.w=vdmpy(v25:24.h,r5.h):sat + +#CHECK: 1925c255 { v21.w = vdmpy(v2.h,{{ *}}r5.h):sat } +v21.w=vdmpy(v2.h,r5.h):sat + +#CHECK: 1941d424 { v4.h = vmpy(v20.h,{{ *}}r1.h):<<1:sat } +v4.h=vmpy(v20.h,r1.h):<<1:sat + +#CHECK: 1943cf0a { v11:10.w = vmpy(v15.h,{{ *}}r3.h) } +v11:10.w=vmpy(v15.h,r3.h) + +#CHECK: 193ec2f0 { v17:16.w = vmpa(v3:2.h,{{ *}}r30.b) } +v17:16.w=vmpa(v3:2.h,r30.b) + +#CHECK: 193ddcde { v31:30.h = vmpa(v29:28.ub,{{ *}}r29.b) } +v31:30.h=vmpa(v29:28.ub,r29.b) + +#CHECK: 1946de76 { v23:22.uw = vmpy(v30.uh,{{ *}}r6.uh) } +v23:22.uw=vmpy(v30.uh,r6.uh) + +#CHECK: 1945c945 { v5.h = vmpy(v9.h,{{ *}}r5.h):<<1:rnd:sat } +v5.h=vmpy(v9.h,r5.h):<<1:rnd:sat + +#CHECK: 19b0c280 { v1:0.w = vtmpy(v3:2.h,{{ *}}r16.b) } +v1:0.w=vtmpy(v3:2.h,r16.b) + +#CHECK: 1c34d937 { v23.h = vmpy(v25.h,{{ *}}v20.h):<<1:rnd:sat } +v23.h=vmpy(v25.h,v20.h):<<1:rnd:sat + +#CHECK: 1c36c90a { v11:10.uw = vmpy(v9.uh,{{ *}}v22.uh) } +v11:10.uw=vmpy(v9.uh,v22.uh) + +#CHECK: 1c09c3ec { v13:12.w = vmpy(v3.h,{{ *}}v9.h) } +v13:12.w=vmpy(v3.h,v9.h) + +#CHECK: 1c0dd1d8 { v25:24.h = vmpy(v17.ub,{{ *}}v13.b) } +v25:24.h=vmpy(v17.ub,v13.b) + +#CHECK: 1c0dc0a4 { v5:4.uh = vmpy(v0.ub,{{ *}}v13.ub) } +v5:4.uh=vmpy(v0.ub,v13.ub) + +#CHECK: 1c14df84 { v5:4.h = vmpy(v31.b,{{ *}}v20.b) } +v5:4.h=vmpy(v31.b,v20.b) + +#CHECK: 1c16d77c { v28.w = vdmpy(v23.h,{{ *}}v22.h):sat } +v28.w=vdmpy(v23.h,v22.h):sat + +#CHECK: 1c08d84f { v15.w = vrmpy(v24.ub,{{ *}}v8.b) } +v15.w=vrmpy(v24.ub,v8.b) + +#CHECK: 1c06da29 { v9.w = vrmpy(v26.b,{{ *}}v6.b) } +v9.w=vrmpy(v26.b,v6.b) + +#CHECK: 1c1ac805 { v5.uw = vrmpy(v8.ub,{{ *}}v26.ub) } +v5.uw=vrmpy(v8.ub,v26.ub) + +#CHECK: 1c39d089 { v9.h = vmpyi(v16.h,{{ *}}v25.h) } +v9.h=vmpyi(v16.h,v25.h) + +#CHECK: 1c3ecc64 { v5:4.h = vmpa(v13:12.ub,{{ *}}v31:30.b) } +v5:4.h=vmpa(v13:12.ub,v31:30.b) + +#CHECK: 1c21ce54 { v21:20.w = vmpy(v14.h,{{ *}}v1.uh) } +v21:20.w=vmpy(v14.h,v1.uh) + +#CHECK: 1cf2c6f0 { v17:16.h = vmpa(v7:6.ub,{{ *}}v19:18.ub) } +v17:16.h=vmpa(v7:6.ub,v19:18.ub) + +#CHECK: 1fcdc82b { v11.w = vmpyio(v8.w{{ *}},{{ *}}v13.h) } +v11.w=vmpyio(v8.w,v13.h) + +#CHECK: 1fdeda10 { v16.w = vmpyie(v26.w{{ *}},{{ *}}v30.uh) } +v16.w=vmpyie(v26.w,v30.uh) + +#CHECK: 1ff2c2a6 { v6.w = vmpye(v2.w{{ *}},{{ *}}v18.uh) } +v6.w=vmpye(v2.w,v18.uh) + +#CHECK: 1ff7cbfa { v26.w = vmpyo(v11.w{{ *}},{{ *}}v23.h):<<1:sat } +v26.w=vmpyo(v11.w,v23.h):<<1:sat + +#CHECK: 1f5cd411 { v17.w = vmpyo(v20.w{{ *}},{{ *}}v28.h):<<1:rnd:sat } +v17.w=vmpyo(v20.w,v28.h):<<1:rnd:sat + +#CHECK: 1f71cf1d { v29.w = vmpyieo(v15.h{{ *}},{{ *}}v17.h) } +v29.w=vmpyieo(v15.h,v17.h) diff --git a/test/MC/Hexagon/v60lookup.s b/test/MC/Hexagon/v60lookup.s new file mode 100644 index 00000000000..b92a2d3c6eb --- /dev/null +++ b/test/MC/Hexagon/v60lookup.s @@ -0,0 +1,14 @@ +#RUN: llvm-mc -triple=hexagon -mcpu=hexagonv60 -filetype=obj %s | \ +#RUN: llvm-objdump -triple=hexagon -mcpu=hexagonv60 -d - | \ +#RUN: FileCheck %s + + V31.b = vlut32(V29.b, V15.b, R1) +# CHECK: 1b79fd3f { v31.b = vlut32(v29.b,v15.b,r1) } + V31.b |= vlut32(V29.b, V15.b, R2) +# CHECK: 1b7afdbf { v31.b |= vlut32(v29.b,v15.b,r2) } + V31:30.h = vlut16(V29.b, V15.h, R3) +# CHECK: 1b7bfdde { v31:30.h = vlut16(v29.b,v15.h,r3) } + v31:30.h |= vlut16(v2.b, v9.h, r4) +# CHECK: 1b4ce2fe { v31:30.h |= vlut16(v2.b,v9.h,r4) } + v31.w = vinsert(r4) +# CHECK: 19a4e03f { v31.w = vinsert(r4) } -- 2.34.1