[AArch64] Fix bug in prolog clobbering live reg when shrink wrapping.
[oota-llvm.git] / test / CodeGen / AArch64 / fast-isel-mul.ll
2015-02-27 Mehdi AminiChange the fast-isel-abort option from bool to int...
2014-09-17 Juergen Ributzka[FastISel][AArch64] Simplify mul to shift when possible.
2014-08-21 Juergen Ributzka[FastISel][AArch64] Use the correct register class...
2014-07-10 Tim NorthoverAArch64: correctly fast-isel i8 & i16 multiplies