Merging r261039:
[oota-llvm.git] / lib / Target / X86 / X86InstrShiftRotate.td
2015-10-12 Craig Topper[X86] Use u8imm for the immediate type for all shift...
2015-04-28 Sergey DmitroukReapply r235977 "[DebugInfo] Add debug locations to...
2015-04-28 Daniel JasperRevert "[DebugInfo] Add debug locations to constant...
2015-04-28 Sergey Dmitrouk[DebugInfo] Add debug locations to constant SD nodes
2015-01-07 Craig Topper[X86] Don't mark the shift by 1 instructions as isConve...
2014-12-04 Michael Liao[X86] Clean up whitespace as well as minor coding style
2014-11-26 Craig TopperReplace neverHasSideEffects=1 with hasSideEffects=0...
2014-02-02 Craig TopperMerge x86 HasOpSizePrefix/HasOpSize16Prefix into a...
2014-01-14 Craig TopperSeparate the concept of 16-bit/32-bit operand size...
2014-01-08 David Woodhouse[x86] Add OpSize16 to instructions that need it
2013-07-31 Craig TopperChanged register names (and pointer keywords) to be...
2013-07-22 Craig TopperFix typo. Change %cl to CL in Intel pattern.
2013-05-04 Nadav Rotemwhitespace
2013-03-25 Jakob Stoklund OlesenAnnotate shifts and rotates with SchedRW lists.
2012-12-27 Craig TopperAdd hasSideEffects=0 to some shift and rotate instructi...
2012-09-26 Michael LiaoAdd SARX/SHRX/SHLX code generation support
2012-09-26 Michael LiaoAdd RORX code generation support
2012-02-18 Jia LiuEmacs-tag and some comment fix for all ARM, CellSPU...
2012-02-01 Andrew TrickInstruction scheduling itinerary for Intel Atom.
2012-01-03 Devang PatelIntel style asm variant does not need '%' prefix.
2011-10-23 Craig TopperAdd X86 SARX, SHRX, and SHLX instructions.
2011-10-23 Craig TopperAdd X86 RORX instruction
2010-11-06 Chris Lattnerrework the rotate-by-1 instructions to be defined like the
2010-10-05 Chris Lattnerintegrate the 64-bit shifts into X86InstrShiftRotate...
2010-10-05 Chris Lattnermove 32-bit shift and rotates out to their own file.