projects / oota-llvm.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
R600/SI: Try to keep i32 mul on SALU
[oota-llvm.git] / lib / Target / R600 / SIInstructions.td
2014-09-03 Matt ArsenaultR600/SI: Try to keep i32 mul on SALU blob | commitdiff | raw
2014-09-03 Tom StellardR600/SI: Add a pattern for i64 and in a branch blob | commitdiff | raw | diff to current
2014-08-29 Matt ArsenaultR600/SI: Use mad for fsub + fmul blob | commitdiff | raw | diff to current
2014-08-22 Tom StellardR600/SI: Use READ2/WRITE2 instructions for 64-bit mem... blob | commitdiff | raw | diff to current
2014-08-22 Tom StellardR600/SI: Use a ComplexPattern for DS loads and stores blob | commitdiff | raw | diff to current
2014-08-21 Tom StellardR600/SI: Use eliminateFrameIndex() to expand SGPR spill... blob | commitdiff | raw | diff to current
2014-08-15 Matt ArsenaultR600/SI: Move all fabs / fneg handling to patterns blob | commitdiff | raw | diff to current
2014-08-15 Matt ArsenaultR600/SI: Use source modifiers for f64 fneg blob | commitdiff | raw | diff to current
2014-08-15 Matt ArsenaultR600/SI: Refactor fneg / fabs patterns blob | commitdiff | raw | diff to current
2014-08-15 Matt ArsenaultR600/SI: Add intrinsic for ldexp blob | commitdiff | raw | diff to current
2014-08-11 Tom StellardR600/SI: Add an _OFFEN variant MUBUF_STORE_* and use... blob | commitdiff | raw | diff to current
2014-08-05 Matt ArsenaultR600/SI: Add definitions for ds_read2st64_ / ds_write2st64_ blob | commitdiff | raw | diff to current
2014-08-04 Matt ArsenaultR600/SI: Fix definitions for ds_read2 / ds_write2 instr... blob | commitdiff | raw | diff to current
2014-08-01 Tom StellardR600/SI: Do abs/neg folding with ComplexPatterns blob | commitdiff | raw | diff to current
2014-07-30 Matt ArsenaultR600/SI: Remove redundant setting of bits on instructions. blob | commitdiff | raw | diff to current
2014-07-21 Tom StellardR600/SI: Use scratch memory for large private arrays blob | commitdiff | raw | diff to current
2014-07-21 Tom StellardR600/SI: Remove vaddr operand from BUFFER_LOAD_*_OFFSET... blob | commitdiff | raw | diff to current
2014-07-21 Tom StellardR600/SI: Store constant initializer data in constant... blob | commitdiff | raw | diff to current
2014-07-21 Tom StellardR600/SI: Add isCFDepth0 Predicate to SALU addc pattern blob | commitdiff | raw | diff to current
2014-07-21 Tom StellardR600/SI: Use VALU for i1 XOR blob | commitdiff | raw | diff to current
2014-07-21 Tom StellardR600/SI: Use a custom encoding method for simm16 in... blob | commitdiff | raw | diff to current
2014-07-21 Tom StellardR600/SI: Rename SOPP operands to match the encoding... blob | commitdiff | raw | diff to current
2014-07-19 Matt ArsenaultR600/SI: implement range reduction for sin/cos blob | commitdiff | raw | diff to current
2014-07-17 Tim NorthoverCodeGen: extend f16 conversions to permit types > float. blob | commitdiff | raw | diff to current
2014-07-15 Matt ArsenaultR600/SI: Allow using f32 rcp / rsq when denormals not... blob | commitdiff | raw | diff to current
2014-07-15 Matt ArsenaultR600/SI: Implement less wrong f32 fdiv blob | commitdiff | raw | diff to current
2014-07-11 Marek OlsakR600/SI: Use i32 vectors for resources and samplers blob | commitdiff | raw | diff to current
2014-07-11 Marek OlsakR600/SI: add sample and image intrinsics exposing all... blob | commitdiff | raw | diff to current
2014-07-10 Matt ArsenaultR600/SI: Add support for llvm.convert.{to|from}.fp16 blob | commitdiff | raw | diff to current
2014-07-02 Tom StellardR600/SI: Use a ComplexPattern for ADDR64 addressing... blob | commitdiff | raw | diff to current
2014-07-02 Tom StellardR600: Promote i64 loads to v2i32 blob | commitdiff | raw | diff to current
2014-07-02 Tom StellardR600/SI: Add verifier check for immediates in register... blob | commitdiff | raw | diff to current
2014-06-24 Tom StellardR600/SI: Use a ComplexPattern for MUBUF stores blob | commitdiff | raw | diff to current
2014-06-24 Tom StellardR600: Promote i64 stores to v2i32 blob | commitdiff | raw | diff to current
2014-06-24 Matt ArsenaultR600: Fix inconsistency in rsq instructions. blob | commitdiff | raw | diff to current
2014-06-24 Matt ArsenaultR600/SI: Move pattern to instruction definition blob | commitdiff | raw | diff to current
2014-06-23 Matt ArsenaultR600/SI: Fix div_scale intrinsic. blob | commitdiff | raw | diff to current
2014-06-20 Tom StellardR600/SI: Add patterns for ctpop inside a branch blob | commitdiff | raw | diff to current
2014-06-20 Tom StellardR600/SI: Add a pattern for f32 ftrunc blob | commitdiff | raw | diff to current
2014-06-20 Tom StellardR600/SI: Add a VALU pattern for i64 xor blob | commitdiff | raw | diff to current
2014-06-19 Matt ArsenaultR600/SI: Add intrinsics for various math instructions. blob | commitdiff | raw | diff to current
2014-06-18 Marek OlsakR600/SI: add gather4 and getlod intrinsics (v3) blob | commitdiff | raw | diff to current
2014-06-18 Matt ArsenaultR600/SI: Add intrinsics for brev instructions blob | commitdiff | raw | diff to current
2014-06-18 Matt ArsenaultR600/SI: Comparisons set vcc. blob | commitdiff | raw | diff to current
2014-06-17 Matt ArsenaultR600/SI: Match cttz_zero_undef blob | commitdiff | raw | diff to current
2014-06-17 Matt ArsenaultR600/SI: Match ctlz_zero_undef blob | commitdiff | raw | diff to current
2014-06-17 Tom StellardR600: Use LDS and vectors for private memory blob | commitdiff | raw | diff to current
2014-06-17 Tom StellardR600/SI: Add a pattern for llvm.AMDGPU.barrier.global blob | commitdiff | raw | diff to current
2014-06-13 Tom StellardR600: Remove AMDIL instruction and register definitions blob | commitdiff | raw | diff to current
2014-06-12 Matt ArsenaultR600: Mostly remove remaining AMDIL intrinsics. blob | commitdiff | raw | diff to current
2014-06-12 Matt ArsenaultR600/SI: Use a register set to -1 for data0 on ds_inc... blob | commitdiff | raw | diff to current
2014-06-11 Matt ArsenaultR600/SI: Fix bitcast between v2i32 and f64 blob | commitdiff | raw | diff to current
2014-06-11 Matt ArsenaultR600/SI: Update place using old subtarget predicate blob | commitdiff | raw | diff to current
2014-06-11 Matt ArsenaultR600/SI: Add common 64-bit LDS atomics blob | commitdiff | raw | diff to current
2014-06-11 Matt ArsenaultR600/SI: Add instruction definitions for 64-bit LDS... blob | commitdiff | raw | diff to current
2014-06-11 Matt ArsenaultR600/SI: Add 32-bit LDS atomic cmpxchg blob | commitdiff | raw | diff to current
2014-06-11 Matt ArsenaultR600/SI: Use LDS atomic inc / dec blob | commitdiff | raw | diff to current
2014-06-11 Matt ArsenaultR600/SI: Add other LDS atomic operations blob | commitdiff | raw | diff to current
2014-06-11 Matt ArsenaultR600/SI: Add instruction definitions for more LDS ops blob | commitdiff | raw | diff to current
2014-06-11 Matt ArsenaultR600/SI: Fix backwards names for local atomic instructions. blob | commitdiff | raw | diff to current
2014-06-11 Matt ArsenaultR600/SI: Refactor local atomics. blob | commitdiff | raw | diff to current
2014-06-11 Matt ArsenaultR600/SI: Use v_cvt_f32_ubyte* instructions blob | commitdiff | raw | diff to current
2014-06-11 Matt ArsenaultR600/SI: Fix selection failure on scalar_to_vector blob | commitdiff | raw | diff to current
2014-06-10 Tom StellardR600/SI: Fix a crash when spilling SGPRs blob | commitdiff | raw | diff to current
2014-06-10 Matt ArsenaultR600/SI: Implement i64 ctpop blob | commitdiff | raw | diff to current
2014-06-10 Matt ArsenaultR600/SI: Use bcnt instruction for ctpop blob | commitdiff | raw | diff to current
2014-06-10 Matt ArsenaultR600: Handle fcopysign blob | commitdiff | raw | diff to current
2014-06-10 Matt ArsenaultR600/SI: Handle sign_extend and zero_extend to i64... blob | commitdiff | raw | diff to current
2014-06-09 Matt ArsenaultR600/SI: Rename VOP3 helper class to be more general blob | commitdiff | raw | diff to current
2014-06-09 Matt ArsenaultR600/SI: Keep 64-bit not on SALU blob | commitdiff | raw | diff to current
2014-06-05 Matt ArsenaultR600/SI: Match rsq instructions blob | commitdiff | raw | diff to current
2014-05-31 Matt ArsenaultR600/SI: Remove redundant patterns blob | commitdiff | raw | diff to current
2014-05-31 Matt ArsenaultR600/SI: Fix [s|u]int_to_fp for i1 blob | commitdiff | raw | diff to current
2014-05-29 Matt ArsenaultR600/SI: Fix pattern variable names. blob | commitdiff | raw | diff to current
2014-05-22 Matt ArsenaultR600: Add intrinsics for mad24 blob | commitdiff | raw | diff to current
2014-05-22 Matt ArsenaultR600/SI: Move instruction pattern to instruction definition blob | commitdiff | raw | diff to current
2014-05-22 Matt ArsenaultR600/SI: Match fp_to_uint / uint_to_fp for f64 blob | commitdiff | raw | diff to current
2014-05-16 Tom StellardR600/SI: Refactor the VOP3_32 tablegen class blob | commitdiff | raw | diff to current
2014-05-16 Tom StellardR600/SI: Add a PredicateControl class for managing... blob | commitdiff | raw | diff to current
2014-05-16 Tom StellardR600/SI: Move tablegen patterns away from instruction... blob | commitdiff | raw | diff to current
2014-05-16 Tom StellardR600/SI: Remove unused instruction blob | commitdiff | raw | diff to current
2014-05-16 Tom StellardR600/SI: Promote f32 SELECT to i32 blob | commitdiff | raw | diff to current
2014-05-16 Tom StellardR600/SI: Remove duplicate pattern blob | commitdiff | raw | diff to current
2014-05-15 Tom StellardR600/SI: Stop using VSrc_* as the default register... blob | commitdiff | raw | diff to current
2014-05-15 Tom StellardR600/SI: Use VALU instructions for i1 ops blob | commitdiff | raw | diff to current
2014-05-10 Vincent LejeuneR600/SI: Prettier display of input modifiers blob | commitdiff | raw | diff to current
2014-05-10 Vincent LejeuneR600/SI: Use pseudo instruction for fabs/clamp/fneg blob | commitdiff | raw | diff to current
2014-05-09 Tom StellardR600/SI: Fix SMRD pattern for offsets > 32 bits blob | commitdiff | raw | diff to current
2014-05-02 Tom StellardR600/SI: Only create one instruction when spilling... blob | commitdiff | raw | diff to current
2014-04-30 Tom StellardR600/SI: Use VALU instructions for copying i1 values blob | commitdiff | raw | diff to current
2014-04-29 Tom StellardR600/SI: Custom lower SI_IF and SI_ELSE to avoid machin... blob | commitdiff | raw | diff to current
2014-04-29 Tom StellardR600/SI: Only select SALU instructions in the entry... blob | commitdiff | raw | diff to current
2014-04-22 Tom StellardR600/SI: Reorganize SIInstructions.td blob | commitdiff | raw | diff to current
2014-04-22 Matt ArsenaultR600: Make sign_extend_inreg legal. blob | commitdiff | raw | diff to current
2014-04-18 Matt ArsenaultR600/SI: Match sign_extend_inreg to s_sext_i32_i8 and... blob | commitdiff | raw | diff to current
2014-04-17 Tom StellardR600/SI: Stop using i128 as the resource descriptor... blob | commitdiff | raw | diff to current
2014-04-17 Matt ArsenaultR600/SI: f64 frint is legal on CI blob | commitdiff | raw | diff to current
2014-04-11 Matt ArsenaultR600/SI: Refactor SOPC classes slightly. blob | commitdiff | raw | diff to current
2014-04-09 Matt ArsenaultR600/SI: Match not instruction. blob | commitdiff | raw | diff to current
2014-04-07 Tom StellardR600: Match 24-bit arithmetic patterns in a Target... blob | commitdiff | raw | diff to current
next
C/C++ LLVM-based compilers that forbids OOTA behaviors