Don't cache the instruction and register info from the TargetMachine, because
authorBill Wendling <isanbard@gmail.com>
Fri, 7 Jun 2013 07:55:53 +0000 (07:55 +0000)
committerBill Wendling <isanbard@gmail.com>
Fri, 7 Jun 2013 07:55:53 +0000 (07:55 +0000)
commit80ada583f3b40ffb201e54cd57c42f9518039c9e
treee91e441adb3d4d43d5420db82c6a0dc01ca28448
parent41e632d9e1a55d36cb08b0551ad82a13d9137a5e
Don't cache the instruction and register info from the TargetMachine, because
the internals of TargetMachine could change.

No functionality change intended.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@183494 91177308-0d34-0410-b5e6-96231b3b80d8
lib/Target/PowerPC/PPCHazardRecognizers.cpp
lib/Target/PowerPC/PPCHazardRecognizers.h
lib/Target/PowerPC/PPCISelLowering.cpp
lib/Target/PowerPC/PPCISelLowering.h
lib/Target/PowerPC/PPCInstrInfo.cpp
lib/Target/PowerPC/PPCRegisterInfo.cpp
lib/Target/PowerPC/PPCRegisterInfo.h