Add support for floating point base register + offset register addressing mode
authorAkira Hatanaka <ahatanaka@mips.com>
Tue, 28 Feb 2012 02:55:02 +0000 (02:55 +0000)
committerAkira Hatanaka <ahatanaka@mips.com>
Tue, 28 Feb 2012 02:55:02 +0000 (02:55 +0000)
commit44b6c715ac87505f98066fa3bf6e3e99a26b886a
tree1ed886d9d780808668b543c30dc21d16a35bbf79
parent2129a0f6773b3625ddc5d541fe454a9a923cec2a
Add support for floating point base register + offset register addressing mode
load and store instructions.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@151611 91177308-0d34-0410-b5e6-96231b3b80d8
lib/Target/Mips/MipsISelDAGToDAG.cpp
lib/Target/Mips/MipsISelLowering.cpp
lib/Target/Mips/MipsInstrFPU.td
lib/Target/Mips/MipsInstrFormats.td
lib/Target/Mips/MipsInstrInfo.td
lib/Target/Mips/MipsSubtarget.h
test/CodeGen/Mips/fp-indexed-ls.ll [new file with mode: 0644]
test/CodeGen/Mips/mips64-fp-indexed-ls.ll [new file with mode: 0644]